7733 datasheet(132/940 Pages) RENESAS

132 / 940 page

TIMER A

7733 Group User’s Manual

6–21

6.4 Event counter mode

Fig. 6.4.1 Structures of timer A0 and A1 mode registers and timer A0 and A1 registers in event

counter mode

Timer A0 mode register (address 5616)

Timer A1 mode register (address 5716)



00 1

Bit

Up-down switching factor

selection bit

Count polarity selection bit

Bit name

These bits are ignored in the event counter mode.

Must be fixed to “0” in the event counter mode.

Functions

0: Counts at falling edge of external signal

1: Counts at rising edge of external signal

0: Contents of the up-down flag

1: A signal which is input to pin TA0OUT or TA1OUT

At reset

Pulse output function

selection bit

Operating mode selection

bits

0: No pulse is output. (Pin TA0OUT or TA1OUT

functions as a programmable I/O port.)

1: Pulse is output. (Pin TA0OUT or TA1OUT

functions as a pulse output pin.)

0 1: Event counter mode

b1 b0

b0 b7

(b15)

(b8)

Timer A0 register (addresses 4716, 4616)

Timer A1 register (addresses 4916, 4816)

15 to 0 Values 000016 to FFFF16 can be set.

Assuming that the set value = n, counter

divides the count source frequency by (n + 1)

in down-counting, or by (FFFF16 – n + 1) in up-

counting.

At reading this register, the counter value is

read out.

Undefined

Bit

Functions

At reset



7733 데이터시트(PDF) 132 Page - Renesas Technology Corp

7733 데이터시트(HTML) 132 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL