7733 datasheet(299/940 Pages) RENESAS

299 / 940 page

instruction is executed, the watchdog timer is connected as follows;

WATCHDOG TIMER

7733 Group User’s Manual

10-2

The watchdog timer is described below and functions as follows:

• Detects a program runaway.

• Measures a certain time from when oscillation starts at termination of the stop mode.

(Refer to chapter “11. STOP AND WAIT MODES.”)

10.1 Block description

Figure 10.1.1 shows the block diagram of the watchdog timer.

10.1 Block description

Fig. 10.1.1 Block diagram of watchdog timer

Watchdog timer

2Vcc

detection

circuit

Watchdog timer frequency

selection flag

f32

f512

Value

FFF16

is set.

Writing to the watchdog timer

STP instruction

Hold request

RESET

Watchdog timer

interrupt request

(Note 1)

Clocks f8, f32, f512 : Refer to chapter “14. CLOCK GENERATING CIRCUIT.”

Notes 1: Only when the system clock selection bit (bit 3 at address 6C16) = “1” and the stop mode is

terminated by an interrupt request generated, the watchdog timer is connected to clock f 8.

Clock f16 is input when one of the following conditions is satisfied;

• The port-Xc selection bit = “0” and the main clock external input selection bit = “1”

• The system clock selection bit = “0” and the main clock external input selection bit = “1”

• The port-Xc selection bit = “1,” the system clock selection bit = “1” and the sub clock external input

selection bit = “1”

When the STP

•Connected to clock f32 when the system clock selection bit = “0”

•Connected to clock f8 when the system clock selection bit = “1”

(Note 2)

(Note 3)

7733 데이터시트(PDF) 299 Page - Renesas Technology Corp

7733 데이터시트(HTML) 299 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL