TMS320VC5421 datasheet(52/88 Pages) TI

52 / 88 page

TMS320VC5421

DIGITAL SIGNAL PROCESSOR

SPRS098 – DECEMBER 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

electrical characteristics over recommended operating case temperature range (unless otherwise

noted)

PARAMETER

TEST CONDITIONS

MIN

TYP†

MAX

UNIT

VOH

High-level output voltage‡

VDD = 3.3 ± 0.3 V, IOH = MAX

2.4

VOL

Low-level output voltage‡

IOL = MAX

0.4

Input current in high impedance

MAX V

to V

IIZ

Input current in high impedance

VDD = MAX, VO = VSS to VDD

–10

µA

TRST

With internal pulldown

–10

Input current

See pin descriptions

With internal pullups

–35

Input current

(VI = VSS to VDD)

PPD[15:0]

Bus holders enabled, VDD = MAX,

VI = VSS to VDD

–175

175

µA

All other input-only pins

–10

IDDC

Supply current, both core CPUs

CVDD = 1.8 V, fx = 100 MHz§,

TC = 25°C

90¶

IDDP

Supply current, pins

DVDD = 3.3 V, fclock = 100 MHz¶,

TC = 25°C#

IDDA

Supply current, PLL

Supply current standby

IDLE2

PLL

× n mode, 20 MHz input

IDDC

Supply current, standby

IDLE3

PLL x n mode, 20 MHz input

600

µA

Input capacitance

Output capacitance

† All values are typical unless otherwise specified.

‡ All input and output voltage levels except RS, INT0, INT1, NMI, CLKIN, BCLKX, BCLKR, HAS, HCS, HDS1, HDS2, and HPIRS are

LVTTL-compatible.

§ Clock mode: PLL

× 1 with external source

¶ This value is based on 50% usage of MAC and 50% usage of NOP instructions. Actual operating current varies with the program being executed.

# This value was obtained using the following conditions: external memory writes at a rate of 20 million writes per second, CLKOFF = 0, full-duplex

operation of all six McBSPs at a rate of 10 million bits per second each, and 15-pF loads on all outputs. For more details on how this calculation

is performed, refer to the

Calculation of TMS320LC54x Power Dissipation Application Report (literature number SPRA164).

PARAMETER MEASUREMENT INFORMATION

Tester Pin

Electronics

VLoad

IOL

IOH

Output

Under

Test

Ω

Where:

IOL

1.5 mA (all outputs)

IOH

300

µA (all outputs)

VLoad = 1.5 V

40 pF typical load circuit capacitance

Figure 21. 3.3-V Test Load Circuit

TMS320VC5421 데이터시트(PDF) 52 Page - Texas Instruments

TMS320VC5421 데이터시트(HTML) 52 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

데이터시트 다운로드

링크 URL