CDCE62002 datasheet(39/49 Pages) TI

39 / 49 page

APPLICATION INFORMATION AND GENERAL USAGE HINTS

Clock Generator

XTAL /

AUX _IN

Output

Divider 0

U0P

U0N

PFD/

Prescaler

Feedback

Divider

Input

Divider

Smart

MUX

Output

Divider 1

U1P

U1N

External Feedback Option

Output

Divider 0

U0P

U0N

Output

Divider 1

U1P

U1N

PFD/

Prescaler

Feedback

Divider

Divby 1

REF_IN

100nF

CDCE62002

www.ti.com.............................................................................................................................................................. SCAS882A – JUNE 2009 – REVISED JULY 2009

The CDCE62002 can generate 1 to 4 low noise clocks from a single crystal or crystal oscillator as follows:

Figure 32. CDCE62002 as a Clock Generator

The CDCE62002 has a limited optional external feedback path that give access to the PFD inside the device.

This option enables customers to implement complex or custom PLL designed to control the VCO inside the

CDCE62002. In addition, the External feedback allows the device to operate in a deterministic delay mode where

the reference to output delay is fixed but dependable on the routing path length from the outputs to the auxiliary

input pin. Figure 33 illustrates how the output is loopback to the Auxiliary Input in bypass mode to put the device

in fixed delay mode.

Figure 33. CDCE62002 External Feedback Example

This function is limited by the output divider divide ratio and can be implemented when one of the outputs is set

from 10.94 MHz to 40.00MHz.

Submit Documentation Feedback

Product Folder Link(s): CDCE62002

CDCE62002 데이터시트(PDF) 39 Page - Texas Instruments

CDCE62002 데이터시트(HTML) 39 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

데이터시트 다운로드

링크 URL