ATmega162 datasheet(19/324 Pages) ATMEL

19 / 324 page

2513K–AVR–07/09

ATmega162/V

Figure 9. Data Memory Map

Data Memory Access

Times

This section describes the general access timing concepts for internal memory access. The

internal data SRAM access is performed in two clk

CPU cycles as described in Figure 10.

Figure 10. On-chip Data SRAM Access Cycles

EEPROM Data

Memory

The ATmega162 contains 512 bytes of data EEPROM memory. It is organized as a separate

data space, in which single bytes can be read and written. The EEPROM has an endurance of at

least 100,000 write/erase cycles. The access between the EEPROM and the CPU is described

in the following, specifying the EEPROM Address Registers, the EEPROM Data Register, and

the EEPROM Control Register.

32 Registers

64 I/O Registers

Internal SRAM

(1024 x 8)

0x0000 - 0x001F

0x0020 - 0x005F

0x0460

0x045F

0xFFFF

0x0060

Data Memory

External SRAM

(0 - 64K x 8)

Memory configuration B

32 Registers

64 I/O Registers

Internal SRAM

(1024 x 8)

0x0000 - 0x001F

0x0020 - 0x005F

0x04FF

0xFFFF

0x0060 - 0x00FF

Data Memory

External SRAM

(0 - 64K x 8)

Memory configuration A

160 Ext I/O Reg.

0x0100

0x0500

clk

Data

Address

Address valid

Compute Address

CPU

Memory Access Instruction

Next Instruction

ATmega162 데이터시트(PDF) 19 Page - ATMEL Corporation

ATmega162 데이터시트(HTML) 19 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL