| 전자부품 데이터시트 검색엔진 |
|
MAXQ3181-RAN+ 데이터시트(PDF) 32 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAXQ3181-RAN+ 데이터시트(HTML) 32 Page - Maxim Integrated Products |
|
32 / 84 page ![]() Low-Power, Active Energy, Polyphase AFE 32 ______________________________________________________________________________________ Interrupt Mask Register (IRQ_MASK) (0x006) BIT NAME FUNCTION 15 EDSPOR When set, the DSPOR flag causes the IRQ pin to become active. 14 EDSPRDY When set, this flag causes the IRQ pin to become active. 13, 7:3 — Reserved. 12 EDCHA When set, this flag causes the IRQ pin to become active when the direction of real energy flow has been observed to have changed (that is, from toward the load to away from the load, or from away from the load to toward the load). 11 ENOZX When set, this flag causes the IRQ pin to become active when the MAXQ3181 has failed to detect zero crossings on one or more voltage channels for at least one DSP cycle. 10 EUV When set, this flag causes the IRQ pin to become active when the absolute instantaneous voltage level in one or more voltage channels failed to exceed the trip level set in the UVLVL (Undervoltage Level) register for one DSP cycle. 9 EOV When set, this flag causes the IRQ pin to become active when the absolute instantaneous voltage level in one or more voltage channels has exceeded the trip level set in the OVLVL (Overvoltage Level) register. 8 EOC When set, this flag causes the IRQ pin to become active when absolute instantaneous current in one or more current channels has exceeded the trip level set in the OCLVL (Overcurrent Level) register. 2 EEOVF When set, this flag causes the IRQ pin to become active when one or more energy accumulators have an overflow condition from their MSB. 1 ECHSCH When set, this flag enables the IRQ pin to become active when a CHKSUM change is detected. 0 EPWRF When set, this flag causes the IRQ pin to become active when a power-supply failure is imminent and the supervisory processor should begin taking steps to save its state and prepare for a loss of power. Bit: 15 14 13 12 11 10 9 8 Name: EDSPOR EDSPRDY — EDCHA ENOZX EUV EOV EOC Reset: 0 0 0 0 0 0 0 0 Bit: 7 6 5 4 3 2 1 0 Name: — — — — — EEOVF ECHSCH EPWRF Reset: 0 0 0 0 0 0 0 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |