MAXQ3181-RAN+ datasheet(33/84 Pages) MAXIM

33 / 84 page

Low-Power, Active Energy, Polyphase AFE

______________________________________________________________________________________

CFP Pulse Width (PLS1_WD) (0x020)

This register designates the width of the CFP pulse, that is, the duration of the period that the CFP pulse is in the

active state. This value is given in ADC frame times (about 320μs). The default value of 0x9C (156 decimal) provides

a pulse width of about 50ms.

Bit:

Name:

CFP Pulse-Width High Byte

Reset:

0x00

Bit:

Name:

CFP Pulse-Width Low Byte

Reset:

0x9C

Meter Pulse Configuration

Pulse Configuration—CFP Output (PLSCFG1) (0x01E)

This register selects which phases are included in the CFP pulse output and also selects which quantity is accumu-

lated to drive the pulse output.

Bit:

Name:

QNSEL

PHASEC

PHASEB

PHASEA

Reset:

0x0

BIT

NAME

FUNCTION

7:3

QNSEL

CFP Pulse Output Source Select. This five-bit field determines what meter value will be accumulated in

each of the phases to produce the CFP pulse output. All other values are reserved.

00000 = Net real energy

00001 = Absolute real energy

00100 = Apparent energy

00110 = IRMS

00111 = VRMS

01000 = Real energy delivered to load

01001 = Real energy delivered to line

PHASEC

CFP Phase C Inclusion. When this bit is set, phase C is included in CFP pulse generation.

PHASEB

CFP Phase B Inclusion. When this bit is set, phase B is included in CFP pulse generation.

PHASEA

CFP Phase A Inclusion. When this bit is set, phase A is included in CFP pulse generation.

MAXQ3181-RAN+ 데이터시트(PDF) 33 Page - Maxim Integrated Products

MAXQ3181-RAN+ 데이터시트(HTML) 33 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

데이터시트 다운로드

링크 URL