전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DM9102DEP 데이터시트(PDF) 22 Page - Davicom Semiconductor, Inc.

부품명 DM9102DEP
상세설명  Single Chip Fast Ethernet NIC Controller
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  DAVICOM [Davicom Semiconductor, Inc.]
홈페이지  http://www.davicom.com.tw
Logo DAVICOM - Davicom Semiconductor, Inc.

DM9102DEP 데이터시트(HTML) 22 Page - Davicom Semiconductor, Inc.

Back Button DM9102DEP Datasheet HTML 18Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 19Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 20Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 21Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 22Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 23Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 24Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 25Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 26Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 70 page
background image
22
Final
Version: DM9102D-DS-F01
May 10, 2006
6.2.1 System Control Register (CR0)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
98
7
6
5
4
3
2
1
0
Bit
Name
Default
Description
31:24
Reserved
DEH,RO
Reserved
25:22
Reserved
00,RO
Reserved
21
MRM
0,RW
Memory Read Multiple
When set, the DM9102D will use memory read multiple command (C/BE3~0 1100)
when it initialize the memory read burst transaction as a master device
When reset, it will use memory read command (C/BE3 ~ 0 = 0110) for the same
master operation
20:1
Reserved
0,RO
Reserved
0
SR
0,RW
Software Reset
When set, the DM9102D will make a internal reset cycle. All consequent action to
DM9102D2 should wait at least 32 PCI clock cycles for its self-cleared.
6.2.2 Transmit Descriptor Poll Demand (CR1)
31 30
29 28 27 26 25 24 23 22 21 20 19 18
17 16
15 14 13 12 11 10
98
7
6
5
4
3
2
1
0
Bit
Name
Default
Description
31:0
TDP
FFFFFFFFH
,WO
Transmit Descriptor Polling Command
Writing any value to this port will force DM9102D to poll the transmit descriptor. If
the acting descriptor is not available, transmit process will return to suspend state.
If the descriptor shows buffer available, transmit process will begin the data
transfer.
6.2.3 Receive Descriptor Poll Demand (CR2)
31 30
29 28 27 26 25 24 23 22 21 20 19 18
17 16
15 14 13 12 11 10
98
7
6
5
4
3
2
1
0
Bit
Name
Default
Description
31:0
RDP
FFFFFFFFH
,WO
Receive Descriptor Polling Command
Writing any value to this port will force DM9102D to poll the receive descriptor. If
the acting descriptor is not available, receive process will return to suspend state.
If the descriptor shows buffer available, receive process will begin the data transfer.
6.2.4 Receive Descriptor Base Address (CR3)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com