전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DM9102DEP 데이터시트(PDF) 23 Page - Davicom Semiconductor, Inc.

부품명 DM9102DEP
상세설명  Single Chip Fast Ethernet NIC Controller
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  DAVICOM [Davicom Semiconductor, Inc.]
홈페이지  http://www.davicom.com.tw
Logo DAVICOM - Davicom Semiconductor, Inc.

DM9102DEP 데이터시트(HTML) 23 Page - Davicom Semiconductor, Inc.

Back Button DM9102DEP Datasheet HTML 19Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 20Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 21Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 22Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 23Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 24Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 25Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 26Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 27Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 70 page
background image
Final
23
Version: DM9102D-DS-F01
May 10, 2006
31
30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
Bit
Name
Default
Description
31:0
RDBA
00000000H,
RW
Receive Descriptor Base Address
This register defines base address of receive descriptor-chain. The receive
descriptor- polling command, after CR3 is set, will make DM9102D to fetch the
descriptor at the Base-Address.
This is a working register, so the value of reading is unpredictable.
6.2.5 Transmit Descriptor Base Address (CR4)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
Bit
Name
Default
Description
31:0
TDBA
00000000H,
RW
Transmit Descriptor Base Address
This register defines base address of transmit descriptor-chain. The transmit
descriptor- polling command after CR4 is set to make DM9102D fetch the
descriptor at the Base-Address.
This is a working register, so the value of reading is unpredictable.
6.2.6 Network Status Report Register (CR5)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
98
7
6
5
4
3
2
1
0
Note: Bits [13:0] can be cleared by written 1 to them respectively.
Bit
Name
Default
Description
31:26
Reserved
000000,RO Reserved
25:23
SBEB
000,RO
System Bus Error Bits
These bits are read only and used to indicate the type of system bus fatal error. Valid
only when System Bus Error is set. The mapping bits are shown below
Bit25
Bit24
Bit23
Bus Error Type
0
0
0
Parity error
0
0
1
Master abort
0
1
0
Slave abort
0
1
1
Reserved
1
X
X
Reserved
22:20
TXPS
000,RO
Transmit Process State
These bits are read only and used to indicate the state of transmit process
The mapping table is shown below
Bit22 Bit21 Bit20
Process State
0
0
0
Transmit process stopped
0
0
1
Fetch transmit descriptor
0
1
0
Move Setup Frame from the host memory



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com