전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L9803 데이터시트(PDF) 83 Page - STMicroelectronics

부품명 L9803
상세설명  Super smart power motor driver with 8-Bit MCU, RAM, EEPROM, ADC, WDG, Timers, PWM and H-bridge driver
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9803 데이터시트(HTML) 83 Page - STMicroelectronics

Back Button L9803 Datasheet HTML 79Page - STMicroelectronics L9803 Datasheet HTML 80Page - STMicroelectronics L9803 Datasheet HTML 81Page - STMicroelectronics L9803 Datasheet HTML 82Page - STMicroelectronics L9803 Datasheet HTML 83Page - STMicroelectronics L9803 Datasheet HTML 84Page - STMicroelectronics L9803 Datasheet HTML 85Page - STMicroelectronics L9803 Datasheet HTML 86Page - STMicroelectronics L9803 Datasheet HTML 87Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 126 page
background image
L9803
On-Chip Peripherals
83/126
Bit 4 = TXIE Transmit Interrupt Enable
Read/Set/Clear
Set by software to enable an interrupt request whenever a message has been successfully
transmitted.
Cleared by software to disable transmit interrupt requests.
Bit 3 = SCIE Status Change Interrupt Enable
Read/Set/Clear
Set by software to enable an interrupt request whenever the node’s status changes in run
mode or whenever a dominant pulse is received in standby mode.
Cleared by software to disable status change interrupt requests.
Bit 2 = ORIE Overrun Interrupt Enable
Read/Set/Clear
Set by software to enable an interrupt request whenever a message should be stored and
no receive buffer is avalaible.
Cleared by software to disable overrun interrupt requests.
Bit 1 = TEIE Transmit Error Interrupt Enable
Read/Set/Clear
Set by software to enable an interrupt whenever an error has been detected during
transmission of a message.
Cleared by software to disable transmit error interrupts.
Bit 0 = ETX Early Transmit Interrupt
Read/Set/Clear
Set by software to request the transmit interrupt to occur as soon as the arbitration phase
has been passed successfully.
Cleared by software to request the transmit interrupt to occur at the completion of the
transfer.
CONTROL/STATUS REGISTER (CSR)
Read/Write
Reset Value: 00h
Bit 6 = BOFF Bus-Off State
Read Only
Set by hardware to indicate that the node is in bus-off state, i.e. the Transmit Error Counter
exceeds 255.
Reset by hardware to indicate that the node is involved in bus activities.
Bit 5 = EPSV Error Passive State
Read Only
Set by hardware to indicate that the node is error passive.
Reset by hardware to indicate that the node is either error active (BOFF = 0) or bus-off.
Bit 4 = SRTE Simultaneous Receive/Transmit Enable
Read/Set/Clear
Set by software to enable simultaneous transmission and reception of a message passing
the acceptance filtering. Allows to check the integrity of the communication path.
7
0
0
BOFF
EPSV
SRTE
NRTX
FSYN
WKPS
RUN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com