 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
L9803 데이터시트(PDF) 98 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9803 데이터시트(HTML) 98 Page - STMicroelectronics |
|
|
98 / 126 page  On-Chip Peripherals L9803 98/126 Note: The DIR signal is internally synchronized with the PWM1 and PWM2 signals according to the selected Driving Mode. After writing the DIR bit in BCSR register, the direction changes in correspondence with the first rising edge of PWM1. The same procedure is used in the case of PWM2. This allows the proper control of the direction changes. When the PWM signal is 0% or 100%, being no edges available, the DIR bit can’t be latched and the direction does not change until a PWM edge occurs. 1 1 0 0 0 1 0 1 0 1 BRAKE Full Bridge 1 1 0 1 0 1 1 0 0 1 FORWARD Full Bridge 1 1 1 0 0 1 0 1 0 1 BRAKE Full Bridge 1 1 1 1 0 1 0 1 1 0 BACK Full Bridge 1 1 0 0 1 0 0 1 1 0 BACK Full Bridge 1 1 0 1 1 0 1 0 0 1 FORWARD Full Bridge 1 1 1 0 1 0 1 0 0 1 FORWARD Full Bridge 1 1 1 1 1 0 0 1 1 0 BACK Full Bridge 1 1 0 1 1 pwm1 pwm1 pwm2 pwm2 PWM1 ->left PWM2->right Two Half Bridges 1 1 1 1 1 pwm1 pwm1 pwm2 pwm2 PWM1 ->left PWM2->right Two Half Bridges Table 14. Functional Description Table (continued) Drive EN PWM_EN DIR PWM1 IN1 IN2 UL DL UR DR Operation Configuration |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
