전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADSP-BF504 데이터시트(PDF) 38 Page - Analog Devices

부품명 ADSP-BF504
상세설명  Blackfin Embedded Processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADSP-BF504 데이터시트(HTML) 38 Page - Analog Devices

Back Button ADSP-BF504 Datasheet HTML 34Page - Analog Devices ADSP-BF504 Datasheet HTML 35Page - Analog Devices ADSP-BF504 Datasheet HTML 36Page - Analog Devices ADSP-BF504 Datasheet HTML 37Page - Analog Devices ADSP-BF504 Datasheet HTML 38Page - Analog Devices ADSP-BF504 Datasheet HTML 39Page - Analog Devices ADSP-BF504 Datasheet HTML 40Page - Analog Devices ADSP-BF504 Datasheet HTML 41Page - Analog Devices ADSP-BF504 Datasheet HTML 42Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 80 page
background image
Rev. PrC
|
Page 38 of 80
|
January 2010
ADSP-BF504/F,ADSP-BF506F
Preliminary Technical Data
Serial Ports
Table 28 through Table 31 on Page 40 and Figure 18 on Page 39
through Figure 20 on Page 40 describe serial port operations.
Table 28. Serial Ports—External Clock
Parameter
V
DDEXT = 1.8 V
V
DDEXT = 2.5/3.3 V
Min
Max
Min
Max
Unit
Timing Requirements
tSFSE
TFSx/RFSx Setup Before TSCLKx/RSCLKx
1
3.0
3.0
ns
tHFSE
TFSx/RFSx Hold After TSCLKx/RSCLKx
1
3.0
3.0
ns
tSDRE
Receive Data Setup Before RSCLKx
1,2
3.0
3.0
ns
tHDRE
Receive Data Hold After RSCLKx1,2
3.6
3.6
ns
tSCLKEW
TSCLKx/RSCLKx Width
5.4
5.4
ns
tSCLKE
TSCLKx/RSCLKx Period
18.0
18.0
ns
Switching Characteristics
tDFSE
TFSx/RFSx Delay After TSCLKx/RSCLKx
(Internally Generated TFSx/RFSx)3
12.5
12.0
ns
tHOFSE
TFSx/RFSx Hold After TSCLKx/RSCLKx
(Internally Generated TFSx/RFSx)3
0.0
0.0
ns
tDDTE
Transmit Data Delay After TSCLKx3
12.5
12.0
ns
tHDTE
Transmit Data Hold After TSCLKx
3
0.0
0.0
ns
1 Referenced to sample edge.
2 When SPORT is used in conjunction with the ACM, refer to the timing requirements in Table 39 (ACM Timing).
3 Referenced to drive edge.
Table 29. Serial Ports—Internal Clock
Parameter
V
DDEXT = 1.8 V
V
DDEXT = 2.5/3.3 V
Min
Max
Min
Max
Unit
Timing Requirements
tSFSI
TFSx/RFSx Setup Before TSCLKx/RSCLKx
1
12.4
11.3
ns
tHFSI
TFSx/RFSx Hold After TSCLKx/RSCLKx
1
–1.5
–1.5
ns
tSDRI
Receive Data Setup Before RSCLKx1,2
12.4
11.3
ns
tHDRI
Receive Data Hold After RSCLKx1,2
–1.5
–1.5
ns
Switching Characteristics
tSCLKIW
TSCLKx/RSCLKx Width
5.4
5.4
ns
tSCLKI
TSCLKx/RSCLKx Period
18.0
18.0
ns
tDFSI
TFSx/RFSx Delay After TSCLKx/RSCLKx
(Internally Generated TFSx/RFSx)
3
3.0
3.0
ns
tHOFSI
TFSx/RFSx Hold After TSCLKx/RSCLKx
(Internally Generated TFSx/RFSx)3
–4.0
–4.0
ns
tDDTI
Transmit Data Delay After TSCLKx
3
3.0
3.0
ns
tHDTI
Transmit Data Hold After TSCLKx
3
–1.8
–1.8
ns
1 Referenced to sample edge.
2 When SPORT is used in conjunction with the ACM, refer to the timing requirements in Table 39 (ACM Timing).
3 Referenced to drive edge.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com