FX980 datasheet(41/86 Pages) CMLMICRO

41 / 86 page

TETRA Baseband Processor

FX980

D/980/3

TxErrorStatus

Title:

Transmit Error Status register.

Address:

$0x0E

Function:

Description:

This register is the Tx Data path error status register. The TxIrqActive bit is set active when one

of the other bits in this register is the source of an interrupt event. All these error conditions are

caused by transitory events, therefore the error condition is latched (marked with an ‘L’).

Reading this status register causes all latched bits to be set inactive, unless an error event is

currently pending.

Setting any bit of this register High will cause an interrupt to be generated (N_IRQ will be set

Low) if the source of the interrupt has not been masked in the corresponding Mask register.

Bit

Name

Active State

Function

Reserved. Bit value is not defined.

TxDataPathQOF

High

Data path gain, phase and offset (GPO) adjustment-unit:

Q channel overflow error status bit.

TxDataPathIOF

High

Data path gain, phase and offset (GPO) adjustment-unit:

I channel overflow error status bit.

Tx15tapQOF

High

15-tap Q filter data accumulator overflow error status bit.

Tx15tapIOF

High

15-tap I filter data accumulator overflow error status bit.

Tx49tapOF

High

49-tap I and Q filter data accumulator overflow error status

bit.

Tx79tapOF

High

79-tap I and Q filter data accumulator overflow error status

bit.

TxIrqActive

High

This bit is set High if there is an active interrupt caused by

one of the status bits in this register.

• Address and Data format for TxErrorStatus access

D1 D0

D6 D5 D4 D3 D2

Data field [7:0]

Address field [6:0]

FX980 데이터시트(PDF) 41 Page - CML Microcircuits

FX980 데이터시트(HTML) 41 Page - CML Microcircuits

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

데이터시트 다운로드

링크 URL