| 전자부품 데이터시트 검색엔진 |
|
MMA685X 데이터시트(PDF) 25 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MMA685X 데이터시트(HTML) 25 Page - Freescale Semiconductor, Inc |
|
25 / 52 page ![]() Sensors Freescale Semiconductor, Inc. 25 MMA685x 3.8.1 DSP Clock The DSP is clocked at 8 MHz, with an effective 6MHz operating frequency. The clock to the DSP is disabled for 1 clock prior to each edge of the ΣΔ modulator clock to minimize noise during data conversion. The bit streams from the two ΣΔ converters are processed through independent data paths within the DSP. Figure 12. Clock Generation 3.8.2 Decimation Sinc Filter The serial data stream produced by the ΣΔ converter is decimated and converted to parallel values by a 3rd order 16:1 sinc filter with a decimation factor of 8 or 16, depending on the Low Pass Filter selected. Figure 13. Sinc Filter Response, tS = 8 μs 8 MHz OSC 6 MHz Digital 1MHz Modulator Hz () 1z 16 – – 16 1 z 1 – – () × ------------------------------------- 3 = |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |