전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

CXD3003 데이터시트(PDF) 8 Page - Sony Corporation

부품명 CXD3003
상세설명  CD Digital Signal Processor with Built-in Digital Servo and DAC
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SONY [Sony Corporation]
홈페이지  http://www.sony.co.jp
Logo SONY - Sony Corporation

CXD3003 데이터시트(HTML) 8 Page - Sony Corporation

Back Button CXD3003 Datasheet HTML 4Page - Sony Corporation CXD3003 Datasheet HTML 5Page - Sony Corporation CXD3003 Datasheet HTML 6Page - Sony Corporation CXD3003 Datasheet HTML 7Page - Sony Corporation CXD3003 Datasheet HTML 8Page - Sony Corporation CXD3003 Datasheet HTML 9Page - Sony Corporation CXD3003 Datasheet HTML 10Page - Sony Corporation CXD3003 Datasheet HTML 11Page - Sony Corporation CXD3003 Datasheet HTML 12Page - Sony Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 137 page
background image
– 8 –
CXD3003R
∗ In the CXD3003R, the following pins are NC.
Pins 1, 2, 19, 35, 36, 37, 38, 54, 71, 72, 73, 74, 90, 107, 108, 109, 110, 127, 143 and 144
Notes) • The 64-bit slot is an LSB first, two's complement output. The 48-bit slot is an MSB first, two's
complement output.
• GTOP is used to monitor the frame sync protection status. (High: sync protection window released.)
• XUGF is the frame sync obtained from the EFM signal, and is negative pulse. It is the signal before
sync protection.
• XPLCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge and the
EFM signal transition point coincide.
• The GFS signal goes high when the frame sync and the insertion protection timing match.
• RFCK is derived from the crystal accuracy, and has a cycle of 136µs.
• C2PO represents the data error status.
• XRAOF is generated when the 32K RAM exceeds the ±28F jitter margin.
123
124
125
126
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
O
O
O
O
I
I
I
I
O
I
O
I
O
I
I
I
1, 0
1, 0
1, 0
1, 0
1, Z, 0
1, Z, 0
Tracking drive output.
Focus drive output.
Focus drive output.
Digital power supply.
Analog EFM PLL oscillation circuit output.
Analog EFM PLL oscillation circuit input. flock = 8.6436MHz
Test pin. Normally fixed to low.
Test pin. Normally fixed to low.
Test pin. Normally fixed to low.
Analog EFM PLL charge pump output.
Variable pitch clock input from the external VCO. fcenter = 16.9344MHz
Set VCKI to low when the external clock is not input to this pin.
Wide-band EFM PLL VCO2 oscillation output.
Analog power supply.
Connects the operational amplifier current source reference resistance connection.
Analog GND.
Operational amplifier output.
RF signal input.
Center servo analog input.
Tracking error signal input.
TRDR
FFDR
FRDR
DVDD5
VCOO
VCOI
TEST
TES2
TES3
PDO
VCKI
V16M
AVDD2
IGEN
AVSS2
ADIO
RFDC
CE
TE
Pin
No.
Symbol
I/O
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com