| 전자부품 데이터시트 검색엔진 |
|
SPEAR300 데이터시트(PDF) 58 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR300 데이터시트(HTML) 58 Page - STMicroelectronics |
|
58 / 83 page ![]() Timing requirements SPEAr300 58/83 Doc ID 16324 Rev 2 6.1.2 DDR2 write cycle timings Figure 9. DDR2 Write cycle waveforms Figure 10. DDR2 Write cycle path 166 MHz 2.00 ns 260 ps 133 MHz 2.37 ns 634 ps Table 26. DDR2 Read cycle timings (continued) Frequency t4 max t5 max Table 27. DDR2 Write cycle timings Frequency t4 max t5 max Unit 333 MHz 1.36 -1.55 ns 266 MHz 1.55 -1.36 ns 200 MHz 1.86 -1.05 ns 166 MHz 2.11 - 794 ns 133 MHz 2.49 -420 ns t6 t6 t6 t4 t5 t4 t5 t4 t5 CLK DQS DQ |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |