전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SPEAR300 데이터시트(PDF) 77 Page - STMicroelectronics

부품명 SPEAR300
상세설명  Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR300 데이터시트(HTML) 77 Page - STMicroelectronics

Back Button SPEAR300 Datasheet HTML 73Page - STMicroelectronics SPEAR300 Datasheet HTML 74Page - STMicroelectronics SPEAR300 Datasheet HTML 75Page - STMicroelectronics SPEAR300 Datasheet HTML 76Page - STMicroelectronics SPEAR300 Datasheet HTML 77Page - STMicroelectronics SPEAR300 Datasheet HTML 78Page - STMicroelectronics SPEAR300 Datasheet HTML 79Page - STMicroelectronics SPEAR300 Datasheet HTML 80Page - STMicroelectronics SPEAR300 Datasheet HTML 81Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 83 page
background image
SPEAr300
Timing requirements
Doc ID 16324 Rev 2
77/83
Figure 43.
SPI master mode external timing (clock phase = 0)
6.7.2
SPI master mode timings (clock phase = 1)
Table 47.
Timing requirements for SPI master mode (clock phase = 1)
No.
Parameters
Min
Max
Unit
4
tsu(DIV-
CLKL)
Setup time, MISO (input)
valid before SSP_CLK
(output) falling edge
Clock
polarity = 0
-0.411
-0.342
ns
5
tsu(DIV-
CLKH)
Setup time, MISO (input)
valid before SSP_CLK
(output) rising edge
Clock
polarity = 1
-0.411
-0.342
ns
6
th(CLKL-
DIV)
Hold time, MISO (input)
valid after SSP_CLK
(output) falling edge
Clock
polarity = 0
0.912
1.720
ns
7
th(CLKH-
DIV)
Hold time, MISO (input)
valid after SSP_CLK
(output) rising edge
Clock
polarity = 1
0.912
1.720
ns
Table 48.
Switching characteristics over recommended operating conditions for
SPI master mode (clock phase = 1 )
No.
Parameters
Min
Max
Unit
8
td(CLKH-
DOV)
Delay time, SSP_CLK
(output) rising edge to
MOSI (output) transition
Clock
Polarity = 0
-3.138
2.175
ns
9
td(CLKL-
DOV)
Delay time, SSP_CLK
(output) falling edge to
MOSI (output) transition
Clock
Polarity = 1
-3.138
2.175
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com