| 전자부품 데이터시트 검색엔진 |
|
SPEAR300 데이터시트(PDF) 60 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR300 데이터시트(HTML) 60 Page - STMicroelectronics |
|
60 / 83 page ![]() Timing requirements SPEAr300 60/83 Doc ID 16324 Rev 2 MHz), setting BCD bit to '1', and the second one with the clock passing through a clock divider (83 MHz), setting BCD bit to '0'. 6.2.1 CLCD timing characteristics direct clock Figure 13. CLCD waveform with CLCP direct Figure 14. CLCD block diagram with CLCP direct Note: 1 tSTABLE = tCLOCK direct max - (tmax + tmin) 2For tmax the maximum value is taken from the worst case and best case, while for tmin the minimum value is taken from the worst case and best case. 3 CLCP should be delayed by {tmax + [tCLOCK direct max - (tmax + tmin)]/2} = 4.7915 ns Table 29. CLCD timings with CLCP direct Parameter Value Frequency tCLOCK direct max (tCLOCK ) 6 ns 166 MHz tCLOCK direct max rise (tr) 0.81 ns tCLOCK direct max (tf) 0.87 ns tmin -0.04 ns tmax 3.62 ns tSTABLE 2.34 ns Tmin Tmax CLCP CLD[23:0],CLAC,CLLE,CLLP, CLFP,CLPOWER Tclock Tr Tf Tstabl e Q Q SET CLR D t2 t3 CLCP CLD[23:0],CLAC,CLLE, CLLP,CLFP,CLPOWER CLCDCLK t1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |