 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
SPEAR300 데이터시트(PDF) 61 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR300 데이터시트(HTML) 61 Page - STMicroelectronics |
|
|
61 / 83 page  SPEAr300 Timing requirements Doc ID 16324 Rev 2 61/83 6.2.2 CLCD timing characteristics divided clock Figure 15. CLCD waveform with CLCP divided Figure 16. CLCD block diagram with CLCP divided Table 105. Note: 1 tSTABLE = tCLOCK direct max - (tmax + tmin) 2For tmax the maximum value is taken from the worst case and for tmin the minimum value is taken from the best case. 3 CLCP should be delayed by {tmax + [tCLOCK direct max - (tmax + tmin)]/2} = 6.945 ns Table 30. CLCD timings with CLCP divided Parameter Value Frequency tCLOCK divided max 12 ns 83.3 MHz tCLOCK divided max rise (tr) 0.81 ns tCLOCK divided max (tf) 0.87 ns tmin -0.49 ns tmax 2.38 ns tSTABLE 9.13 ns Tmin Tmax CLCP CLD[23:0],CLAC,CLLE,CLLP, CLFP,CLPOWER Tclock Tr Tf Tstable Q Q SET CLR D t2 CLCP CLD[23:0],CLAC,CLLE, CLLP,CLFP,CLPOWER CLCDCLK t1 Q Q SET CLR D t3 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
