| 전자부품 데이터시트 검색엔진 |
|
SPEAR300 데이터시트(PDF) 59 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR300 데이터시트(HTML) 59 Page - STMicroelectronics |
|
59 / 83 page ![]() SPEAr300 Timing requirements Doc ID 16324 Rev 2 59/83 6.1.3 DDR2 command timings Figure 11. DDR2 Command waveforms Figure 12. DDR2 Command path 6.2 CLCD timing characteristics The characterization timing is done considering an output load of 10 pF on all the outputs.The operating conditions are in worst case V=0.90 V T=125 °C and in best case V =1.10 V T= 40° C. The CLCD has a wide variety of configurations and setting and the parameters change accordingly. Two main scenarios will be considered, one with direct clock to output (166 Table 28. DDR2 Command timings Frequency t4 max t5 max Unit 333 MHz 1.39 1.40 ns 266 MHz 1.77 1.78 ns 200 MHz 2.39 2.40 ns 166 MHz 2.90 2.91 ns 133 MHz 3.65 3.66 ns t4 t5 CLK ADDRESS, STROBEs, AND CONTROL LINES |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |