전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM9093ECS/R 데이터시트(PDF) 48 Page - Wolfson Microelectronics plc

부품명 WM9093ECS/R
상세설명  Ultra Low Power Audio Subsystem
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM9093ECS/R 데이터시트(HTML) 48 Page - Wolfson Microelectronics plc

Back Button WM9093ECS/R Datasheet HTML 44Page - Wolfson Microelectronics plc WM9093ECS/R Datasheet HTML 45Page - Wolfson Microelectronics plc WM9093ECS/R Datasheet HTML 46Page - Wolfson Microelectronics plc WM9093ECS/R Datasheet HTML 47Page - Wolfson Microelectronics plc WM9093ECS/R Datasheet HTML 48Page - Wolfson Microelectronics plc WM9093ECS/R Datasheet HTML 49Page - Wolfson Microelectronics plc WM9093ECS/R Datasheet HTML 50Page - Wolfson Microelectronics plc WM9093ECS/R Datasheet HTML 51Page - Wolfson Microelectronics plc WM9093ECS/R Datasheet HTML 52Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 84 page
background image
WM9093
Production Data
w
PD, March 2012, Rev 4.2
48
RECOMMENDED HEADPHONE START UP SEQUENCE
Below is a recommended headphone start up sequence for suppressing pops.
Firstly program the following sequence into the Control Write Sequencer. For further details refer to
the ‘Programming a Sequence’ section.
WSEQ
INDEX
REGISTER
ADDRESS
WIDTH
START
DATA
DELAY
EOS
DESCRIPTION
0
(00h)
R76 (4Ch)
1 bits
Bit 15
01h
0h
0b
Enable Charge Pump
1
(01h)
R3 (03h)
2 bits
Bit 4
03h
0h
0b
Enable Output Mixers
2
(02h)
R46 (2Dh)
1 bits
Bit 6
01h
0h
0b
Enable path from IN1A
TO MIXOUTL
3
(03h)
R47 (2Eh)
1 bits
Bit 4
01h
0h
0b
Enable path from IN1B
TO MIXOUTR
4
(04h)
R48 (2Fh)
1 bits
Bit 8
00h
0h
0b
Un-mute MIXOUTL
5
(05h)
R49 (30h)
1 bits
Bit 8
00h
0h
0b
Un-mute MIXOUTR
6
(06h)
R28 (1Ch)
1 bits
Bit 8
01h
0h
0b
HPOUT1L_VOL=-12dB
and update
7
(07h)
R29 (1Dh)
1 bits
Bit 8
01h
0h
0b
HPOUT1R_VOL=-12dB
and update
8
(08h)
R1 (01h)
2 bits
Bit 8
03h
0h
0b
Enable HPOUTL/R
9
(0Ah)
R96 (60h)
6 bits
Bit 0
22h
0h
0b
Enable HP DLY
10
(0Bh)
R84 (54h)
6 bits
Bit 0
33h
9h
(32.5ms)
0b
Enable DC Servo and
Start Calibration
11
(0Ch)
R96 (60h)
8 bits
Bit 0
EEh
0h
1b
Enable Headphone
Output
Secondly, initiate the sequence by performing the following set of register writes.
REGISTER
ADDRESS
DATA
DESCRIPTION
R1 (01h)
Power Management (1)
0x000B
OSC_ENA=1, VMID_RES=01,
BIAS_ENA=1
R2 (02h)
Power Management (2)
0x60C0
Enable input PGAs
R22 (16h)
IN1 Line Control
0x0000
IN1+/- to s/e mode and disable input
clamp
R24 (18h)
IN1 Line Input A Volume
0x0100
IN1A Volume=-6dB and update
R25 (19h)
IN1 Line Input B Volume
0x0100
IN1B Volume=-6dB and update
R70 (46h)
Write Sequencer 0
0x0100
Write Sequencer enable
R71 (47h)
Write Sequencer 0
0x0100
WSEQ_START=1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com