전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8952ECS/RV 데이터시트(PDF) 57 Page - Wolfson Microelectronics plc

부품명 WM8952ECS/RV
상세설명  Mono ADC with Microphone Pre-amplifier
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8952ECS/RV 데이터시트(HTML) 57 Page - Wolfson Microelectronics plc

Back Button WM8952ECS/RV Datasheet HTML 53Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 54Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 55Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 56Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 57Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 58Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 59Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 60Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 61Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 72 page
background image
Pre Production
WM8952
w
PP, Rev 3.1, June 2011
57
REGISTER BITS BY ADDRESS
Notes:
1. Default values of N/A indicate non-latched data bits (e.g. software reset or volume update bits).
2. Register bits marked as "Reserved" should not be changed from the default.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
0 (00h)
[15:0] RESET /
CHIP_ID
N/A
Writing to this register will apply a software reset.
Reading from this register will return the device id
Resetting the
Chip /
Control Interface
1 (01h)
15:8
000h
Reserved
7
LVLSHIFT_EN
0
Enable bit for the level shifters. 1 for normal operation,
0 for standby.
Power
Management
6
AUXEN
0
Auxilliary input buffer enable
0 = OFF
1 = ON
Auxiliary Inputs
5
PLLEN
0
PLL enable
0=PLL off
1=PLL on
Master Clock and
Phase Locked
Loop (PLL)
4
MICBEN
0
Microphone Bias Enable
0 = OFF (high impedance output)
1 = ON
Microphone
Biasing Circuit
3
BIASEN
0
Analogue amplifier bias control
0=Disabled
1=Enabled
Power
Management
2:0
DEVICE_REVI
SION
000
Readback from this register will return the device
revision in this position
Control Interface
2
BUFIOEN
0
Enable bit for the VMID buffer. The VMID buffer is
used to maintain a buffered VMID voltage on all
analogue input pins. 1. for normal operation 0. for
standby (where inputs settle to GND).
Enabling the
Outputs
1:0
VMIDSEL
00
Reference string impedance to VMID pin:
00=off (open circuit)
01=50kΩ
10=250kΩ
11=5kΩ
Power
Management
2 (02h)
15:5
000h
Reserved
4
BOOSTEN
0
Input BOOST enable
0 = Boost stage OFF
1 = Boost stage ON
Input Boost
3
0
Reserved
2
INPPGAEN
0
Input microphone PGA enable
0 = disabled
1 = enabled
Input Signal Path
1
0
Reserved
0
ADCEN
0
ADC Enable Control
0 = ADC disabled
1 = ADC enabled
Analogue to
Digital Converter
(ADC)
3 (03h)
15:0
00h
Reserved
4 (04h)
15:9
0000000
Reserved
8
BCP
0
BCLK polarity
0=normal
1=inverted
Digital Audio
Interfaces



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com