| 전자부품 데이터시트 검색엔진 |
|
WM8952ECS/RV 데이터시트(PDF) 29 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8952ECS/RV 데이터시트(HTML) 29 Page - Wolfson Microelectronics plc |
|
29 / 72 page ![]() Pre Production WM8952 w PP, Rev 3.1, June 2011 29 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R42 (2Ah) ALC Control 4 1 ALCZC 0 (zero cross off) ALC uses zero cross detection circuit. 0 = Disabled (recommended) 1 = Enabled Table 20 ALC Control Registers When the ALC is disabled, the input PGA remains at the last controlled value of the ALC. An input gain update must be made by writing to the INPPGAVOLL/R register bits. If there is no analogue input signal present when the ALC is enabled, the ALC may not function correctly. To ensure correct operation of the ALC with no analogue input signal, the Input PGA Volume control register (R45) should be written with the INPPGAMUTE and ALCZC bits set to 0 before setting the ALCSEL bit to 1 in register R32 (bit 8). NORMAL MODE In normal mode, the ALC will attempt to maintain a constant signal level by increasing or decreasing the gain of the PGA. The following diagram shows an example of this. Figure 12 ALC Normal Mode Operation |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |