| 전자부품 데이터시트 검색엔진 |
|
WM8952ECS/RV 데이터시트(PDF) 18 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8952ECS/RV 데이터시트(HTML) 18 Page - Wolfson Microelectronics plc |
|
18 / 72 page ![]() WM8952 Pre Production w PP, Rev 3.1, June 2011 18 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R45 Input PGA volume control 7 INPPGAZC 0 Input PGA zero cross enable: 0=Update gain when gain register changes 1=Update gain on 1st zero cross after gain register write. 6 INPPGAMUTE 1 Mute control for input PGA: 0=Input PGA not muted, normal operation 1=Input PGA muted (and disconnected from the following input BOOST stage). 5:0 INPPGAVOL 010000 Input PGA volume 000000 = -12dB 000001 = -11.25db . 010000 = 0dB . 111111 = 35.25dB R32 ALC control 1 8 ALCSEL 0 ALC function select: 0=ALC off (PGA gain set by INPPGAVOL register bits) 1=ALC on (ALC controls PGA gain) Table 4 Input PGA Volume Control AUXILIARY INPUT An auxiliary input circuit (Figure 7) is provided which consists of an amplifier which can be configured either as an inverting buffer for a single input signal or as a mixer/summer for multiple inputs with the use of external resistors. The circuit is enabled by the register bit AUXEN. Figure 7 Auxiliary Input Circuit The AUXMODE register bit controls the auxiliary input mode of operation: In buffer mode (AUXMODE=0) the switch labelled AUXSW in Figure 7 is open and the signal at the AUX pin will be buffered and inverted through the aux circuit using only the internal components. In mixer mode (AUXMODE=1) the on-chip input resistor is bypassed, this allows the user to sum in multiple inputs with the use of external resistors. When used in this mode there will be gain variations through this path from part to part due to the variation of the internal 20kΩ resistors relative to the higher tolerance external resistors. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R1 Power management 1 6 AUXEN 0 Auxiliary input buffer enable 0 = OFF 1 = ON R44 Input control 3 AUXMODE 0 0 = inverting buffer 1 = mixer (on-chip input resistor bypassed) Table 5 Auxiliary Input Buffer Control |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |