전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ADRF6806ACPZ-R7 데이터시트(PDF) 19 Page - Analog Devices

부품명 ADRF6806ACPZ-R7
상세설명  50 MHz to 525 MHz Quadrature Demodulator with Fractional-N PLL and VCO
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADRF6806ACPZ-R7 데이터시트(HTML) 19 Page - Analog Devices

Back Button ADRF6806ACPZ-R7 Datasheet HTML 15Page - Analog Devices ADRF6806ACPZ-R7 Datasheet HTML 16Page - Analog Devices ADRF6806ACPZ-R7 Datasheet HTML 17Page - Analog Devices ADRF6806ACPZ-R7 Datasheet HTML 18Page - Analog Devices ADRF6806ACPZ-R7 Datasheet HTML 19Page - Analog Devices ADRF6806ACPZ-R7 Datasheet HTML 20Page - Analog Devices ADRF6806ACPZ-R7 Datasheet HTML 21Page - Analog Devices ADRF6806ACPZ-R7 Datasheet HTML 22Page - Analog Devices ADRF6806ACPZ-R7 Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 36 page
background image
Data Sheet
ADRF6806
Rev. B | Page 19 of 36
Register 5—LO Path and Demodulator Control
With R5[DB5] = 1, the ADRF6806 is in a lower power operating
mode. The device is still fully functional in this lower power
mode, but the mixer performance is shifted (see the Typical
Performance Characteristics section for details on performance
differences). Setting R5[DB5] = 0 causes the ADRF6806 mixer
stage to run at a higher current, thereby achieving a higher IIP3.
Register 5 also controls whether the LOIP and LOIN pins act as
an input or output and whether the output driver is enabled as
detailed in Figure 38.
DEMOD
BIAS
ENABLE
LOW
POWER
MODE
ENABLE
LO
IN/OUT
CTRL
LO
OUTPUT
DRIVER
ENABLE
DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8
DB7
DMBE
DB6
DB5
DB4
DB3
DB2 DB1 DB0
0
0
0
0
1
LPEN
LXL
LDRV C3(1) C2(0) C1(1)
LDRV
0
1
LXL
0
1
LPEN
0
1
DISABLED
ENABLED (DEFAULT)
LO OUTPUT DRIVER
ENABLE
DRIVER OFF (DEFAULT)
DRIVER ON
DMBE
0
1
DISABLE
ENABLE (DEFAULT)
DEMOD BIAS ENABLE
LO IN/OUT CONTROL
LO OUTPUT (DEFAULT)
LO INPUT
LOW POWER MODE
CONTROL BITS
00
0
0
0
000
000
0
Figure 38. LO Path and Demodulator Control Register (R5)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com