AM85C30 datasheet(82/194 Pages) AMD

82 / 194 page

Data Communication Modes Functional Description

AMD

4–30

nization at the receiver may take longer because the first transition seen on the TxD pin

may not coincide with a bit boundary.

Note that in order for this to function properly, bits D3 and D2 of WR10 must be set to ‘1’

and ‘0’ respectively.

4.9

SDLC LOOP MODE

The SCC supports SDLC Loop mode in addition to normal SDLC. SDLC Loop mode is

very similar to normal SDLC. It is usually used in applications where a point-to-point net-

work is not appropriate (for example, point-of-sale terminals).

In an SDLC Loop there is a primary station, called the controller, that manages the mes-

sage traffic flow on the loop. SDLC Loop is a special type of configuration in which one or

more stations are connected in a serial fashion; each station is a repeater of the up-loop

data to the next down-loop station.

SDLC loop operation requires the transmission link operate in a half-duplex, one direction

only, mode. Data transmitted on the loop by the primary station are relayed from station

to station.

4.9.1

Going On Loop

There are certain restrictions as to when and how a secondary station physically be-

comes part of the loop. A secondary station that has just powered up must monitor the

loop, without the one-bit-time delay, until it recognizes an EOP. While waiting for an EOP,

the SCC ties TxD to RxD with only the internal gate delays in the signal path. When the

first EOP is recognized by the SCC, the BREAK/ABORT status bit is set in RR0, generat-

ing an External/Status interrupt (if so enabled). At the same time, the On-Loop bit in

RR10 (D4) is set to indicate that the SCC is indeed on-loop, and a one-bit time delay is

inserted in the TxD to the RxD patch. This does not disturb the loop because the line is

marking idle between the time that the controller sends the EOP and the time that it re-

ceives the EOP back. The secondary station that has gone on-loop cannot transmit a

message until a flag and the next EOP are received. The requirement that a flag be re-

ceived ensures that the SCC cannot erroneously send messages until the controller ends

the current polling sequence and starts another one. A secondary station goes off\loop in

a similar manner.

Transmitter Disabled Here

TxD Pin Output (NRZI Encoded)

High

Low

10216A-019A

Figure 4–19. Transmitter Disabling with NRZI Encoding

A secondary station in an SDLC Loop is always listening to the messages being sent

around the loop and must pass these messages to the rest of the loop by re-transmitting

them with a one-bit-time delay. When given a command to go off-loop, the secondary sta-

tion waits until the next EOP to remove the one-bit-time delay.

AM85C30 데이터시트(PDF) 82 Page - Advanced Micro Devices

AM85C30 데이터시트(HTML) 82 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL