전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM85C30 데이터시트(PDF) 124 Page - Advanced Micro Devices

부품명 AM85C30
상세설명  Serial Communications Controller
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM85C30 데이터시트(HTML) 124 Page - Advanced Micro Devices

Back Button AM85C30 Datasheet HTML 120Page - Advanced Micro Devices AM85C30 Datasheet HTML 121Page - Advanced Micro Devices AM85C30 Datasheet HTML 122Page - Advanced Micro Devices AM85C30 Datasheet HTML 123Page - Advanced Micro Devices AM85C30 Datasheet HTML 124Page - Advanced Micro Devices AM85C30 Datasheet HTML 125Page - Advanced Micro Devices AM85C30 Datasheet HTML 126Page - Advanced Micro Devices AM85C30 Datasheet HTML 127Page - Advanced Micro Devices AM85C30 Datasheet HTML 128Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 194 page
background image
Register Description
AMD
6–14
D7 D6 D5 D4 D3 D2 D1 D0
Tx CRC Enable
RTS
SDLC/CRC-16
Send Break
00
01
10
11
Tx 5 Bits (or less)/Character
Tx 7 Bits/Character
Tx 6 Bits/Character
Tx 8 Bits/Character
Tx Enable
DTR
Figure 6–6. Write Register 5
Bit 7: Data Terminal Ready
This is the control bit for the
DTR/REQ pin while the pin is in the DTR mode (selected in
WR14). When set,
DTR is Low; when reset, DTR is High. This bit is ignored when DTR/
REQ is programmed to act as a Request pin. This bit is reset by a channel or hardware
reset.
Bits 6 and 5: TX Bits/Character 1 and 0
These bits control the number of bits in each byte transferred to the transmit buffer. Bits
sent must be right justified with least significant bits first.
The Five Or Less mode allows transmission of one to five bits per character; however, the
CPU should format the data character as shown below in Table 6–3. In the Six or Seven
Bits/Character modes, unused data bits are ignored.
Bit 4: Send Break
When set, this bit forces the TxD output to send continuous ‘0’s beginning with the follow-
ing transmit clock, regardless of any data being transmitted at the time. This bit functions
whether or not the transmitter is enabled. When reset, TxD continues to send the con-
tents of the Transmit Shift register, which might be syncs, data, or all ‘1’s. If this bit is set
while in the X21 mode (Monosync and Loop mode selected) and character synchroniza-
tion is achieved in the receiver, this bit is automatically reset and the transmitter begins
sending syncs or data. This bit can also be reset by a channel or hardware reset.
Table 6–3. Transmit Bits/Character
D6
D5
Character Length
0
0
5 or less bits/character
0
1
7 bits/character
1
0
6 bits/character
1
1
8 bits/character
D7
D6
D5
D4
D3
D2
D1
D0
Transmitter
1111000
D0
Sends one data bit
111000
D1
D0
Sends two data bits
11000
D2
D1
D0
Sends three data bits
1000
D3
D2
D1
D0
Sends four data bits
000
D4
D3
D2
D1
D0
Sends five data bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com