전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32L151VD 데이터시트(PDF) 100 Page - STMicroelectronics

부품명 STM32L151VD
상세설명  Ultra-low-power 32-bit MCU ARM-based Cortex-M3, 384KB Flash
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L151VD 데이터시트(HTML) 100 Page - STMicroelectronics

Back Button STM32L151VD Datasheet HTML 96Page - STMicroelectronics STM32L151VD Datasheet HTML 97Page - STMicroelectronics STM32L151VD Datasheet HTML 98Page - STMicroelectronics STM32L151VD Datasheet HTML 99Page - STMicroelectronics STM32L151VD Datasheet HTML 100Page - STMicroelectronics STM32L151VD Datasheet HTML 101Page - STMicroelectronics STM32L151VD Datasheet HTML 102Page - STMicroelectronics STM32L151VD Datasheet HTML 103Page - STMicroelectronics STM32L151VD Datasheet HTML 104Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 140 page
background image
Electrical characteristics
STM32L151xD STM32L152xD
100/140
Doc ID 022027 Rev 6
Figure 25.
I/O AC characteristics definition
6.3.14
NRST pin characteristics
The NRST pin input driver uses CMOS technology.
Unless otherwise specified, the parameters given in Table 53 are derived from tests
performed under ambient temperature and VDD supply voltage conditions summarized in
Table 14.
ai14131
10%
90%
50%
tr(IO)out
External
Output
on 50pF
Maximum frequency is achieved if (tr + tf)  2/3)T and if the duty cycle is (45-55%)
10%
50%
90%
when loaded by 50 pF
T
tr(IO)out
Table 53.
NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ Max Unit
VIL(NRST)
(1)
1.
Guaranteed by design, not tested in production.
NRST input low level voltage
VSS
-0.8
V
VIH(NRST)
(1)
NRST input high level voltage
1.4
-
VDD
VOL(NRST)
(1)
NRST output low level
voltage
IOL = 2 mA
2.7 V < VDD < 3.6 V
--
0.4
IOL = 1.5 mA
1.65 V < VDD < 2.7 V
--
Vhys(NRST)
(1) NRST Schmitt trigger voltage
hysteresis
10%VDD
(2)
2.
200 mV minimum value
--
mV
RPU
Weak pull-up equivalent
resistor(3)
3.
The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to
the series resistance is around 10%.
VIN = VSS
30
45
60
k
Ω
VF(NRST)
(1)
NRST input filtered pulse
-
-
50
ns
VNF(NRST)
(1)
NRST input not filtered pulse
350
-
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com