| 전자부품 데이터시트 검색엔진 |
|
MPC8347VRAGDB 데이터시트(PDF) 46 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8347VRAGDB 데이터시트(HTML) 46 Page - Freescale Semiconductor, Inc |
|
46 / 99 page ![]() MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 12 46 Freescale Semiconductor I2C 12 I2C This section describes the DC and AC electrical characteristics for the I2C interface of the MPC8347EA. 12.1 I2C DC Electrical Characteristics Table 42 provides the DC electrical characteristics for the I2C interface of the MPC8347EA. 12.2 I2C AC Electrical Specifications Table 43 provides the AC timing parameters for the I2C interface of the MPC8347EA. Note that all values refer to VIH(min) and VIL(max) levels (see Table 42). Table 42. I2C DC Electrical Characteristics At recommended operating conditions with OVDD of 3.3 V ± 10%. Parameter Symbol Min Max Unit Notes Input high voltage level VIH 0.7 × OV DD OVDD +0.3 V — Input low voltage level VIL –0.3 0.3 × OV DD V— Low level output voltage VOL 00.2 × OV DD V1 Output fall time from VIH(min) to VIL(max) with a bus capacitance from 10 to 400 pF tI2KLKV 20 + 0.1 × C B 250 ns 2 Pulse width of spikes which must be suppressed by the input filter tI2KHKL 050 ns 3 Input current each I/O pin (input voltage is between 0.1 × OV DD and 0.9 × OVDD(max) II –10 10 μA4 Capacitance for each I/O pin CI —10 pF — Notes: 1. Output voltage (open drain or open collector) condition = 3 mA sink current. 2. CB = capacitance of one bus line in pF. 3. Refer to the MPC8349EA Integrated Host Processor Family Reference Manual, for information on the digital filter used. 4. I/O pins obstruct the SDA and SCL lines if OVDD is switched off. Table 43. I2C AC Electrical Specifications Parameter Symbol1 Min Max Unit SCL clock frequency fI2C 0 400 kHz Low period of the SCL clock tI2CL 1.3 — μs High period of the SCL clock tI2CH 0.6 — μs Setup time for a repeated START condition tI2SVKH 0.6 — μs Hold time (repeated) START condition (after this period, the first clock pulse is generated) tI2SXKL 0.6 — μs Data setup time tI2DVKH 100 — ns Data hold time:CBUS compatible masters I2C bus devices tI2DXKL — 02 — 0.93 μs |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |