MPC8347VRAGDB datasheet(76/99 Pages) FREESCALE

76 / 99 page

MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 12

Freescale Semiconductor

Clocking

19 Clocking

Figure 42 shows the internal distribution of the clocks.

Figure 42. MPC8347EA Clock Subsystem

The primary clock source can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device

is configured in PCI host or PCI agent mode. When the MPC8347EA is configured as a PCI host device,

CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (

÷2) and the multiplexors for

PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether

CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICDn] parameters select

whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUTn signals.

PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to

synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN,

with equal delay to all PCI agent devices in the system, to allow the MPC8347EA to function. When the

device is configured as a PCI agent device, PCI_CLK is the primary input clock and the CLKIN signal

should be tied to GND.

Core PLL

System PLL

DDR

LBIU

LSYNC_IN

LSYNC_OUT

LCLK[0:2]

MCK[0:5]

core_clk

e300 Core

csb_clk to Rest

CLKIN

csb_clk

DDR

Memory

Local Bus

PCI_CLK_OUT[0:4]

PCI_SYNC_OUT

PCI_CLK/

Clock

Unit

of the Device

ddr_clk

lbiu_clk

CFG_CLKIN_DIV

PCI Clock

PCI_SYNC_IN

Device

Memory

Device

To Local Bus

Memory

Controller

To DDR

Memory

Controller

DLL

Clock

Div

Divider

MPC8347VRAGDB 데이터시트(PDF) 76 Page - Freescale Semiconductor, Inc

MPC8347VRAGDB 데이터시트(HTML) 76 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

데이터시트 다운로드

링크 URL