전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

376 데이터시트(PDF) 42 Page - Intel Corporation

부품명 376
상세설명  376TM HIGH PERFORMANCE 32-BIT EMBEDDED PROCESSOR
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

376 데이터시트(HTML) 42 Page - Intel Corporation

Back Button 376 Datasheet HTML 38Page - Intel Corporation 376 Datasheet HTML 39Page - Intel Corporation 376 Datasheet HTML 40Page - Intel Corporation 376 Datasheet HTML 41Page - Intel Corporation 376 Datasheet HTML 42Page - Intel Corporation 376 Datasheet HTML 43Page - Intel Corporation 376 Datasheet HTML 44Page - Intel Corporation 376 Datasheet HTML 45Page - Intel Corporation 376 Datasheet HTML 46Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 95 page
background image
376 EMBEDDED PROCESSOR
240182 – 20
Figure 45 Fastest Read Cycles with Pipelined Timing
READ AND WRITE CYCLES
Data transfers occur as a result of bus cycles classi-
fied as read or write cycles During read cycles data
is transferred from an external device to the proces-
sor During write cycles data is transferred from the
processor to an external device
Two choices of bus cycle timing are dynamically se-
lectable non-pipelined or pipelined After an idle bus
state the processor always uses non-pipelined tim-
ing However the NA (Next Address) input may be
asserted to select pipelined timing for the next bus
cycle When pipelining is selected and the 80376
has a bus request pending internally the address
and definition of the next cycle is made available
even before the current bus cycle is acknowledged
by READY
Terminating a read or write cycle like any bus cycle
requires acknowledging the cycle by asserting the
READY input Until acknowledged the processor in-
serts wait states into the bus cycle to allow adjust-
ment for the speed of any external device External
hardware which has decoded the address and bus
cycle type asserts the READY input at the appropri-
ate time
At the end of the second bus state within the bus
cycle READY is sampled At that time if external
hardware acknowledges the bus cycle by asserting
READY the bus cycle terminates as shown in Figure
46 If READY is negated as in Figure 47 the 80376
executes another bus state (a wait state) and
READY is sampled again at the end of that state
This continues indefinitely until the cycle is acknowl-
edged by READY asserted
When the current cycle is acknowledged the 80376
terminates it When a read cycle is acknowledged
the 80376 latches the information present at its data
pins When a write cycle is acknowledged the write
data of the 80376 remains valid throughout phase
one of the next bus state to provide write data hold
time
42



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com