 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
376 데이터시트(PDF) 49 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
376 데이터시트(HTML) 49 Page - Intel Corporation |
|
|
49 / 95 page  376 EMBEDDED PROCESSOR 240182 – 27 Bus States T1first clock of a non-pipelined bus cycle (80376 drives new address status and asserts ADS) T2subsequent clocks of a bus cycle when NA has not been sampled asserted in the current bus cycle T2Isubsequent clocks of a bus cycle when NA has been sampled asserted in the current bus cycle but there is not yet an internal bus request pending (80376 will not drive new address status or assert ADS) T2Psubsequent clocks of a bus cycle when NA has been sampled asserted in the current bus cycle and there is an internal bus request pending (80376 drives new address status and asserts ADS) T1Pfirst clock of a pipelined bus cycle Tiidle state Thhold acknowledge state (80376 asserts HLDA) Asserting NA for pipelined bus cycles gives access to three more bus states T2I T2P and T1P Using pipelining the fastest bus cycle consists of T1P and T2P Figure 412 80376 Processor Complete Bus States (Including Pipelining) 49 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
