전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

UM0434 데이터시트(PDF) 25 Page - STMicroelectronics

부품명 UM0434
상세설명  The primary objective of this user?셲 manual is to describe
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0434 데이터시트(HTML) 25 Page - STMicroelectronics

Back Button UM0434 Datasheet HTML 21Page - STMicroelectronics UM0434 Datasheet HTML 22Page - STMicroelectronics UM0434 Datasheet HTML 23Page - STMicroelectronics UM0434 Datasheet HTML 24Page - STMicroelectronics UM0434 Datasheet HTML 25Page - STMicroelectronics UM0434 Datasheet HTML 26Page - STMicroelectronics UM0434 Datasheet HTML 27Page - STMicroelectronics UM0434 Datasheet HTML 28Page - STMicroelectronics UM0434 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 390 page
background image
e200z3 core complex overview
UM0434
26/391
●
Nexus Class 3+ real-time development unit
●
e200z3-specific debug interrupt. The e200z3 implements the debug interrupt as
defined in Book E with the following changes:
–
When the debug APU is enabled (HID0[DAPUEN] = 1), debug is no longer a
critical interrupt, but uses DSRR0 and DSRR1 for saving machine state on context
switch.
–
The Return from Debug Interrupt (rfdi) instruction supports the debug APU
save/restore registers (DSRR0 and DSRR1).
–
A critical interrupt taken debug event allows critical interrupts to generate a debug
event.
●
A critical interrupt return debug event allows debug events to be generated for rfci
instructions. Testability
–
Synthesizable, full MuxD scan design
–
ABIST/MBIST for optional memory arrays
●
Testability
–
Synthesizable, full MuxD scan design
–
ABIST/MBIST for optional memory arrays
3.2
Programming model
This section describes the register model, instruction model, and the interrupt model as they
are defined by Book E, EIS, and the e200z3 implementation.
3.2.1
Register set
Figure 2 shows the e200z3 register set, indicating which registers are accessible in
supervisor mode and which are accessible in user mode. The number to the left of the
special-purpose registers (SPRs) is the decimal number used in the instruction syntax to
access the register. (For example, the integer exception register (XER) is SPR 1.)
GPRs are accessed through instruction operands. Access to other registers can be explicit
(by using instructions for that purpose such as the Move To Special Purpose Register
(mtspr) and Move From Special Purpose Register (mfspr) instructions) or implicit as part of
the execution of an instruction. Some registers are accessed both explicitly and implicitly.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com