전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

UM0434 데이터시트(PDF) 31 Page - STMicroelectronics

부품명 UM0434
상세설명  The primary objective of this user?셲 manual is to describe
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UM0434 데이터시트(HTML) 31 Page - STMicroelectronics

Back Button UM0434 Datasheet HTML 27Page - STMicroelectronics UM0434 Datasheet HTML 28Page - STMicroelectronics UM0434 Datasheet HTML 29Page - STMicroelectronics UM0434 Datasheet HTML 30Page - STMicroelectronics UM0434 Datasheet HTML 31Page - STMicroelectronics UM0434 Datasheet HTML 32Page - STMicroelectronics UM0434 Datasheet HTML 33Page - STMicroelectronics UM0434 Datasheet HTML 34Page - STMicroelectronics UM0434 Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 390 page
background image
e200z3 core complex overview
UM0434
32/391
Each interrupt has an associated interrupt vector address, obtained by concatenating
IVPR[32–47] with the address index in the associated IVOR (that is, IVPR[32–
47]||IVOR
n[48–59] || 0b0000). The resulting address is that of the instruction to be
executed when that interrupt occurs. IVPR and IVOR values are indeterminate on reset and
must be initialized by the system software using mtspr.
Table 4 lists IVOR registers
implemented on the e200z3 core and the associated interrupts.
3.6
Microarchitecture summary
The e200z3 processor has a four-stage pipeline for instruction execution.
1.
Instruction fetch
2.
Instruction decode/register file read/effective address calculation
3.
Execute/memory access
4.
Register writeback
These stages are pipelined, allowing single-clock instruction throughput for most
instructions.
DEAR
Data exception address register—Contains the address that was referenced by a load,
store, or cache management instruction that caused an alignment, data TLB miss, or
data storage interrupt.
IVPR
IVORs
Together, IVPR[32–47] || IVOR
n [48–59] || 0b0000 define the address of an interrupt-
processing routine. See <Cross Refs>Table 5 and <Cross Refs>6, “Interrupts and
exceptions,” for more information.
Table 5.
Exceptions and conditions
IVORn
Interrupt type
IVORn
Interrupt type
None(1)
1.
Vector to [
p_rstbase[0:19]]||0xFFC.
System reset (not an interrupt)
10
Decrementer
0(2)
2.
Autovectored external and critical input interrupts use this IVOR.
Vectored interrupts supply an interrupt vector offset directly.
Critical input
11
Fixed-interval timer
1
Machine check
12
Watchdog timer
2
Data storage
13
Data TLB error
3
Instruction storage
14
Instruction TLB error
42
External input
15
Debug
5
Alignment
6–31
Reserved
6
Program
32
SPE unavailable
7
Floating-point unavailable
33
SPE data exception
8
System call
34
SPE round exception
9
APU unavailable
Table 4.
Interrupt registers (continued)
Register
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com