전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PM0222 데이터시트(PDF) 19 Page - STMicroelectronics

부품명 PM0222
상세설명  Brain smart hub family
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0222 데이터시트(HTML) 19 Page - STMicroelectronics

Back Button PM0222 Datasheet HTML 15Page - STMicroelectronics PM0222 Datasheet HTML 16Page - STMicroelectronics PM0222 Datasheet HTML 17Page - STMicroelectronics PM0222 Datasheet HTML 18Page - STMicroelectronics PM0222 Datasheet HTML 19Page - STMicroelectronics PM0222 Datasheet HTML 20Page - STMicroelectronics PM0222 Datasheet HTML 21Page - STMicroelectronics PM0222 Datasheet HTML 22Page - STMicroelectronics PM0222 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 33 page
background image
DocID025476 Rev 1
19/33
PM0222
ECC RAM
33
7
ECC RAM
7.1
Initialization
To avoid any unexpected ECC error detection, it is mandatory to initialize ECC RAM bank 0
before any read from it. To summarize, the rule is that any data in RAM bank 0 must be
written to before performing the first read.
If full main Flash is copied inside RAM bank 0 and the code execution in RAM is switched,
then no additional sequence is required.
If the application is not suited to the rule, an initialization sequence must be performed. An
easy method would be to fill the full RAM bank 0 with a fixed pattern (all bits to ‘0’ for
instance) before using it.
While executed in main Flash, the customer application must not use RAM bank 0 as a data
area that could be read from before a write is performed (heap / variables area, etc.)
7.2
ECC RAM actions
If a single error is detected on a read access, the ECC mechanism:
–
Generates an interrupt (position 10 in the NVIC).
–
Puts on the bus a corrected version of the data to be read. However, data is not
corrected inside the RAM and needs to be re-written by the user.
–
Provides status information available in the CRMU_ECCR0 register (it indicates
which address generated the error and which bit position in the data is corrupt).
For more details, see Brain reference manual, CRMU registers chapter,
CRMU_ECCR0 description.
Note:
This status register (CRMU_ECCR0) is cleared when read so take care to save the full
information of the read.
If a double error is detected on a read, the ECC mechanism:
–
Generates a reset
–
Puts 0xDEAD_DEAD on the data bus
–
After reset, CRMU_REASON_RESET indicates that ECC is responsible for the
reset and the CRMU_ECCR0 register indicates which RAM address generated
the error and which bits in the words were corrupted. For more details, see Brain
reference manual, CRMU registers chapter, CRMU_REASON_RESET and
CRMU_ECCR0 descriptions.
Note:
The CRMU_ECCR0 register is not reset by the ECC reset, so the status is still available
after reset.
Note:
The CRMU_ECCR0 register is cleared when read, so take care to save the full information
of the read.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com