UPD750064CU datasheet(73/82 Pages) NEC

73 / 82 page

µPD750064, 750066, 750068, 750064(A), 750066(A), 750068(A)

Data Sheet U10165EJ2V0DS00

APPENDIX A.

µPD75068, 750068 AND 75P0076 FUNCTIONAL LIST

Item

µPD75068

µPD750068

µPD75P0076

Program memory

Mask ROM

One-time PROM

0000H to 1F7FH

0000H to 1FFFH

0000H to 3FFFH

(8064

× 8 bits)

(8192

× 8 bits)

(16384

× 8 bits)

Data memory

000H to 1FFH

(512

× 4 bits)

CPU

75X Standard CPU

75XL CPU

General-purpose register

4 bits

× 8 or 8 bits × 4

(4 bits

× 8 or 8 bits × 4) × 4 banks

Instruction

When main system

0.95, 1.91, 15.3

µs

• 0.67, 1.33, 2.67, 10.7

µs (@6.0-MHz operation)

execution

clock is selected

(@4.19-MHz operation)

• 0.95, 1.91, 3.81, 15.3

µs (@4.19-MHz operation)

time

When subsystem

122

µs (@32.768-kHz operation)

clock is selected

I/O port

CMOS input

12 (on-chip pull-up resistor specified by software: 7)

CMOS input/output

12 (on-chip pull-up resistor specified by software)

N-ch open-drain

8 (on-chip pull-up resistor

8 (no mask option)

input/output

specified by mask option)

Withstand voltage is 13 V

Withstand voltage is 10 V

Withstand voltage is 13 V

Total

Timer

3 channels

4 channels

• 8-bit timer/event counter

• 8-bit timer/event counter 0 (watch timer output added)

• 8-bit basic interval timer

• 8-bit timer/event counter 1 (can be used as a 16-bit timer/

• Watch timer

event counter)

• 8-bit basic interval timer/watchdog timer

• Watch timer

A/D converter

• 8-bit resolution

× 8 channels

• 8-bit resolution

× 8 channels

(successive approximation)

• Can operate at the voltage

• Can operate at the voltage from VDD = 1.8 V

from VDD = 2.7 V

UPD750064CU 데이터시트(PDF) 73 Page - NEC

UPD750064CU 데이터시트(HTML) 73 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL