LAN9500AI datasheet(17/213 Pages) MICROCHIP

17 / 213 page

 2010 - 2015 Microchip Technology Inc.

DS00001875A-page 17

LAN950x

TABLE 3-3:

JTAG PINS

Num Pins

Name

Symbol

Buffer

Type

Description

JTAG Test Port

Reset

(Internal PHY

Mode)

nTRST

(PU)

In internal PHY mode, this active-low pin functions

as the JTAG test port reset input.

Receive Data 0

(External PHY

Mode)

RXD0

(PD)

In external PHY mode, this pin functions as the

receive data 0 input from the external PHY.

JTAG Test

Data Out

(Internal PHY

Mode)

TDO

In internal PHY mode, this pin functions as the

JTAG data output.

PHY Reset

(External PHY

Mode)

nPHY_RST

In external PHY mode, this active-low pin functions

as the PHY reset output.

JTAG Test

Clock

(Internal PHY

Mode)

TCK

(PU)

In internal PHY mode, this pin functions as the

JTAG test clock. The maximum operating

frequency of this clock is 25MHz.

Receive Data 1

(External PHY

Mode)

RXD1

(PD)

In external PHY mode, this pin functions as the

receive data 1 input from the external PHY.

JTAG Test

Mode Select

(Internal PHY

Mode)

TMS

(PU)

In internal PHY mode, this pin functions as the

JTAG test mode select.

Receive Data 2

(External PHY

Mode)

RXD2

(PD)

In external PHY mode, this pin functions as the

receive data 2 input from the external PHY.

JTAG Test

Data Input

(Internal PHY

Mode)

TDI

(PU)

In internal PHY mode, this pin functions as the

JTAG data input.

Receive Data 3

(External PHY

Mode)

RXD3

(PD)

In external PHY mode, this pin functions as the

receive data 3 input from the external PHY.

LAN9500AI 데이터시트(PDF) 17 Page - Microchip Technology

LAN9500AI 데이터시트(HTML) 17 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL