 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
LAN9500AI 데이터시트(PDF) 174 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9500AI 데이터시트(HTML) 174 Page - Microchip Technology |
|
|
174 / 213 page  LAN950x DS00001875A-page 174 2010 - 2015 Microchip Technology Inc. 7.5 PHY Registers The PHY registers are not memory mapped. These registers are accessed indirectly through the MAC via the MII_AC- CESS and MII_DATA registers. An index is used to access individual PHY registers. PHY Register Indexes are shown in Table 7-6, "PHY Control and Status Register" below. Note: The NASR (Not Affected by Software Reset) designation is only applicable when bit 15 of the PHY Basic Control Register (Reset) is set. TABLE 7-6: PHY CONTROL AND STATUS REGISTER Index (In Decimal) Register Name 0 Basic Control Register 1 Basic Status Register 2 PHY Identifier 1 3 PHY Identifier 2 4 Auto-Negotiation Advertisement Register 5 Auto-Negotiation Link Partner Ability Register 6 Auto-Negotiation Expansion Register 16 EDPD NLP / Crossover Time Configuration Register (LAN9500A/LAN9500Ai ONLY) 17 Mode Control/Status Register 18 Special Modes 27 Control / Status Indication Register 29 Interrupt Source Register 30 Interrupt Mask Register 31 PHY Special Control/Status Register |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
