| 전자부품 데이터시트 검색엔진 |
|
UT700 데이터시트(PDF) 36 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
UT700 데이터시트(HTML) 36 Page - Aeroflex Circuit Technology |
|
36 / 46 page ![]() 36 36-00-00-000 Ver. 1.3.1 Aeroflex Microelectronics Solutions - HiRel 4.7 Timing Characteristics for Ethernet Interface (VDD = 3.3V + 0.3V; VDDC = 1.2V + 0.1V; TC = -55 oC to 105oC) Notes: 1. All outputs are measured using the load conditions shown in Figure 17. 2. ERX_ER timing is guaranteed by design. 3. ERX_COL and ERX_CRS are asynchronous inputs and are not tested. 4. tAMBA is defined as tSYSCLK for NODIV = 1 and tSYSCLK * 2 for NODIV = 0. 5. Guaranteed by design. Figure 13. Ethernet Transmit and Receive Timing Figure 14. Ethernet MDIO Interface Timing Symbol Description Conditions Min Max Units t251 ETX_CLK ↑ to output valid (ETXD[3:0], and ETX_EN) -- 12 ns t262,3 Setup time to ERX_CLK ↑ (ERX_DV, ERX_ER, and ERXD[3:0]) 1-- ns t272,3 Hold time from ERX_CLK ↑ (ERX_DV, ERX_ER, and ERXD[3:0]) 1-- ns t281 EMDC ↑ to output valid (EMDIO) -4+tAMBA 4 4+tAMBA 4 ns t295 Setup time to EMDC ↑ (EMDIO) 10 -- ns t305 Hold time from EMDC ↑ (EMDIO) 10 -- ns t27 t26 t25 ETX_CLK All Outputs ERX_CLK All Inputs t30 t29 t28 EMDC EMDIO (Output) EMDIO (Input) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |