| 전자부품 데이터시트 검색엔진 |
|
UT700 데이터시트(PDF) 20 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
UT700 데이터시트(HTML) 20 Page - Aeroflex Circuit Technology |
|
20 / 46 page ![]() 20 36-00-00-000 Ver. 1.3.1 Aeroflex Microelectronics Solutions - HiRel 3.5 DC Characteristics for LVCMOS3 Inputs (pre- and post-radiation) (VDD = 3.3V + 0.3V; VDDC = 1.2V + 0.1V; TC = -55 oC to 105oC) Notes: 1. JTAG inputs are not tested. 2. Capacitance is measured for initial qualification and when design changes might affect the input/output capacitance. Symbol Description Conditions Min Max Units VIH 1 High-level input voltage 0.7VDD -- V VIL 1 Low-level input voltage -- 0.3VDD V VT+ Positive going threshold voltage for Schmitt inputs -- 0.7VDD V VT- Negative going threshold voltage for Schmitt inputs 0.3VDD -- V VH Hysteresis voltage for Schmitt inputs 0.4 -- V IIN Input leakage current (All inputs except pull-ups and pull-downs) VIN = VDD -- 1 μA VIN = VSS -1 -- IIN Input leakage current for pins with internal pull-up resistors (CB[15:8], EMDINT, and NODIV) VIN = VDD -10 10 μA VIN = VSS -100 -10 IIN Input leakage current for pins with internal pull-down resistors (EDCLDIS, SPIMISO, 1553CLK, 1553RXA, 1553RXA, 1553RXB, and 1553RXB) VIN = VDD +10 +150 μA VIN = VSS -10 10 CIN 2 Input pin capacitance f = 1MHz; VDD = 0V, VDDC = 0V -- 16 pF |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |