| 전자부품 데이터시트 검색엔진 |
|
AD6679 데이터시트(PDF) 36 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD6679 데이터시트(HTML) 36 Page - Analog Devices |
|
36 / 81 page ![]() AD6679 Data Sheet Rev. B | Page 36 of 81 VIRTUAL CONVERTER MAPPING The AD6679 contains a configurable signal path that allows different features to be enabled for different applications. These features are controlled through the chip application mode register (0x200). The chip operating mode is controlled by Bits[3:0] and the Chip Q ignore is controlled by Bit 5. The AD6679 contains the following digital features: • Two analog-to-digital converter (ADC) cores • Four digital downconverter (DDC) channels • Two noise shaped requantizer (NSR) blocks with optional decimate by two blocks • Two variable dynamic range (VDR) blocks After the chip application mode has been selected, the output decimation ratio is set using the chip decimation ratio in Register 0x201, Bits[2:0]. The output sample rate is the ADC sample rate divided by the chip decimation ratio. To support the different application layer modes, the AD6679 treats each sample stream (real or I or Q) as originating from separate virtual converters. Table 12 shows the number of virtual converters required for each chip mode. The AD6679 supports up to four digital DDC blocks. Each DDC block outputs either two sample streams (I/Q) for the complex data components (real + imaginary) or one sample stream for real (I) data. The AD6679 can be configured to use up to eight virtual converters depending on the DDC configuration. Figure 60 shows the virtual converters and their relationship to DDC outputs when complex outputs are used. Table 12 shows the virtual converter mapping for each chip operating mode when channel swapping is disabled. Table 12. Virtual Converter Mapping No. of Virtual Converters Supported Chip Operating Mode (Register 0x200[3:0]) Chip Q Ignore (Register 0x200[5]) Virtual Converter Mapping1 0 1 2 3 4 5 6 7 1 One DDC mode (0x1) Real (I only) (0x1) DDC 0 I samples N/A N/A N/A N/A N/A N/A N/A 2 One DDC mode (0x1) Complex (I/Q) (0x0) DDC 0 I samples DDC 0 Q samples N/A N/A N/A N/A N/A N/A 2 Two DDC mode (0x2) Real (I only) (0x1) DDC 0 I samples DDC 1 I samples N/A N/A N/A N/A N/A N/A 4 Two DDC mode (0x2) Complex (I/Q) (0x0) DDC 0 I samples DDC 0 Q samples DDC 1 I samples DDC 1 Q samples N/A N/A N/A N/A 4 Four DDC mode (0x3) Real (I only) (0x1) DDC 0 I samples DDC 1 I samples DDC 2 I samples DDC 3 I samples N/A N/A N/A N/A 8 Four DDC mode (0x3) Complex (I/Q) (0x0) DDC 0 I samples DDC 0 Q samples DDC 1 I samples DDC 1 Q samples DDC 2 I samples DDC 2 Q samples DDC 3 I samples DDC 3 Q samples 1 to 2 NSR mode (0x7) Real or complex (0x0) ADC A samples ADC B samples N/A N/A N/A N/A N/A N/A 1 to 2 VDR mode (0x8) Real or complex (0x0) ADC A samples ADC B samples N/A N/A N/A N/A N/A N/A 1 N/A means not applicable. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |