AD6679 datasheet(14/81 Pages) AD

14 / 81 page

AD6679

Data Sheet

Rev. B | Page 14 of 81

D15

CLK+

DCO± (DATA CLOCK OUTPUT)

0° PHASE ADJUST

DCO± (DATA CLOCK OUTPUT)

90° PHASE ADJUST1

DCO± (DATA CLOCK OUTPUT)

180° PHASE ADJUST

DCO± (DATA CLOCK OUTPUT)

270° PHASE ADJUST2

SYNC+

FCO–

(FRAME CLOCK OUTPUT)3

FCO+

STATUS+

(OVERRANGE STATUS BIT)

STATUS–

APERTURE DELAY

N + x

N – 1

N + y

N + z

N + 33

N + 34

N + 35

DATA0±

DATA7±

I0[N]

EVEN

N + 36

N + 37

N + 38

N + 39

VIN±x

190° PHASE ADJUST IS GENERATED USING THE FALLING EDGE OF CLK±.

2270° PHASE ADJUST IS GENERATED USING THE FALLING EDGE OF CLK±.

3FRAME CLOCK OUTPUT SUPPORTS THREE MODES OF OPERATION:

1) ENABLED (ALWAYS ON)

2) DISABLED (ALWAYS OFF)

3) GAPPED PERIODIC (CONDITIONALLY ENABLED BASED ON PSEUDORANDOM BIT)

4STATUS BIT SELECTED BY THE OUTPUT MODE CONTROL 1 BITS, REGISTER 0x559[2:0] IN THE REGISTER MAP.

PAR4

D15

PAR

D14

OVR

D15

PAR

D14

OVR

D15

PAR

D14

OVR

D15

PAR

D14

OVR

D15

PAR

CLK–

FRAME 0

FRAME 1

FRAME 2

FRAME 3

SYNC–

tCLK

tCH

tDCO

tFCO

tPD

tFRAME

I0[N]

ODD

I1[N]

EVEN

I1[N]

ODD

I2[N + 1]

EVEN

I2[N + 1]

ODD

I3[N + 1]

EVEN

I3[N + 1]

ODD

SYNCHRONOUS LOW TO HIGH TRANSITION OF THE SYNC SIGNAL CAPTURED ON THE RISING EDGE OF

THE CLK SIGNAL CAUSES THE DCO/FCO DIVIDERS TO BE RESET

FIXED DELAY FROM SYNC EVENT

TO DCO KNOWN PHASE

tSKEWR

tSKEWF

2 × tCLK

Figure 8. LVDS Byte Mode—One Virtual Converter, One DDC (I Only, Decimate by 2)

AD6679 데이터시트(PDF) 14 Page - Analog Devices

AD6679 데이터시트(HTML) 14 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

데이터시트 다운로드

링크 URL