| 전자부품 데이터시트 검색엔진 |
|
AD6679 데이터시트(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD6679 데이터시트(HTML) 11 Page - Analog Devices |
|
11 / 81 page ![]() Data Sheet AD6679 Rev. B | Page 11 of 81 CLK+ DCO± (DATA CLOCK OUTPUT) 0° PHASE ADJUST DCO± (DATA CLOCK OUTPUT) 180° PHASE ADJUST SYNC+ APERTURE DELAY N N + x N + 33 N + 34 N + 35 D13± D0± CONVERTER 0 SAMPLE [N] VIN±x OVR OVR OVR OVR OVR OVR OVR OVR D13 D13 D13 D13 D13 D13 D13 D0 D0 D0 D0 D0 D0 D0 CLK– SYNC– OVR+ (OVERRANGE/STATUS BIT) OVR– tCLK tCH tDCO tPD tSKEWF tSKEWR CONVERTER 1 SAMPLE [N] CONVERTER 0 SAMPLE [N + 1] CONVERTER 1 SAMPLE [N + 1] CONVERTER 0 SAMPLE [N + 2] SYNCHRONOUS LOW TO HIGH TRANSITION OF THE SYNC SIGNAL CAPTURED ON THE RISING EDGE OF THE CLK SIGNAL CAUSES THE DCO INTERNAL DIVIDER TO BE RESET STATUS BIT SELECTED BY OUTPUT MODE CONTROL 1 BITS, REGISTER 0x559[2:0] IN THE REGISTER MAP D13 D0 Figure 5. Parallel Interleaved Mode—Two Virtual Converters (Decimate by 1) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |