전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DP83901AV 데이터시트(PDF) 37 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 DP83901AV
상세설명  Serial Network Interface Controller
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83901AV 데이터시트(HTML) 37 Page - National Semiconductor (TI)

Back Button DP83901AV Datasheet HTML 33Page - National Semiconductor (TI) DP83901AV Datasheet HTML 34Page - National Semiconductor (TI) DP83901AV Datasheet HTML 35Page - National Semiconductor (TI) DP83901AV Datasheet HTML 36Page - National Semiconductor (TI) DP83901AV Datasheet HTML 37Page - National Semiconductor (TI) DP83901AV Datasheet HTML 38Page - National Semiconductor (TI) DP83901AV Datasheet HTML 39Page - National Semiconductor (TI) DP83901AV Datasheet HTML 40Page - National Semiconductor (TI) DP83901AV Datasheet HTML 41Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 62 page
background image
130 Bus Arbitration and Timing
The SNIC operates in three possible modes
 BUS MASTER (WHILE PERFORMING DMA)
 BUS SLAVE (WHILE BEING ACCESSED BY CPU)
 IDLE
TLF10469 – 20
Upon power-up the SNIC is in an indeterminate state After
receiving a hardware reset the SNIC is a bus slave in the
Reset State the receiver and transmitter are both disabled
in this state The reset state can be re-entered under three
conditions soft reset (Stop Command) hard reset (RESET
input) or an error that shuts down the receiver of transmitter
(FIFO underflow or overflow) After initialization of registers
the SNIC is issued a Start command and the SNIC enters
Idle state Until the DMA is required the SNIC remains in idle
state The idle state is exited by a request from the FIFO on
the case of receiver or transmit or from the Remote DMA in
the case of Remote DMA operation
After acquiring
the bus in a BREQBACK handshake the Remote or Local
DMA transfer is completed and the SNIC re-enters the idle
state
DMA TRANSFERS TIMING
The DMA can be programmed for the following types of
transfers
16-Bit Address 8-bit Data Transfer
16-Bit Address 16-bit Data Transfer
32-Bit Address 8-bit Data Transfer
32-Bit Address 16-bit Data Transfer
All DMA transfers use BSCK for timing 16-Bit Address
modes require 4 BSCK cycles as shown below
16-Bit Address 8-Bit Data
TLF10469 – 21
37



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com