DP83901AV datasheet(44/62 Pages) NSC

44 / 62 page

130 Bus Arbitration and Timing (Continued)

TLF10469 – 57

Note

The dashed lines indicate incorrect timing as described in the text

FIGURE 9 Timing Diagram for Dummy Remote Read

Write operation could be corrupted This is shown by the

hatched waveforms in the timing diagram of

Figure 9 The

execution of the Remote Read can be delayed by the local

DMA operations (particularly during end-of-packet process-

ing)

To ensure the dummy Remote Read does execute a delay

must be inserted between writing the Remote Read Com-

mand and starting to write the Remote Write State Address

(This time is designated in

Figure 9 by the delay arrows)

The recommended method to avoid this problem is after the

Remote Read command is given to poll both bytes of the

Current Remote DMA Address Registers When the ad-

dress has incremented PRQ has been set Software should

recognize this and then start the Remote Write

An additional caution for high speed systems is that the

polling must follow guidelines specified in Time Between

Chip Select section That is there must be at least 4 bus

clocks between chip selects (for example when BSCK e 20

MHz then this time should be 200 ns)

The general flow for executing a Remote Write is

1 Set Remote Byte Count to a value l1 and Remote Start

Address to unused RAM (one location before the transmit

start address is usually a safe location)

2 Issue the ‘‘dummy’’ Remote Read command

3 Read the Current Remote DMA Address (CRDA) (both

bytes)

4 Compare to previous CRDA value if different go to 6

5 Delay and jump to 3

6 Set up for the Remote Write command by setting the

Remote Byte Count and the Remote Start Address (note

that if Remote Byte count in step 1 can be set to the

transmit byte count plus one and the Remote Start Ad-

dress to one less these will now be incremented to the

correct values)

7 Issue the Remote Write command

DP83901AV 데이터시트(PDF) 44 Page - National Semiconductor (TI)

DP83901AV 데이터시트(HTML) 44 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

데이터시트 다운로드

링크 URL