전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DP83907 데이터시트(PDF) 39 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 DP83907
상세설명  AT/LANTIC??II
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83907 데이터시트(HTML) 39 Page - National Semiconductor (TI)

Back Button DP83907 Datasheet HTML 35Page - National Semiconductor (TI) DP83907 Datasheet HTML 36Page - National Semiconductor (TI) DP83907 Datasheet HTML 37Page - National Semiconductor (TI) DP83907 Datasheet HTML 38Page - National Semiconductor (TI) DP83907 Datasheet HTML 39Page - National Semiconductor (TI) DP83907 Datasheet HTML 40Page - National Semiconductor (TI) DP83907 Datasheet HTML 41Page - National Semiconductor (TI) DP83907 Datasheet HTML 42Page - National Semiconductor (TI) DP83907 Datasheet HTML 43Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 70 page
background image
50 Register Descriptions (Continued)
Local DMA Receive Registers
PAGE START STOP REGISTERS (PSTART PSTOP)
The Page Start and Page Stop Registers program the start-
ing and stopping address of the Receive Buffer Ring Since
the DP83907 uses fixed 256-byte buffers aligned on page
boundaries only the upper eight bits of the start and stop
address are specified
PSTART PSTOP bit assignment
765432
1
0
PSTART
A15
A14
A13
A12
A11
A10
A9
A8
PSTOP
BOUNDARY (BNRY) REGISTER
This register is used to prevent overflow of the Receive
Buffer Ring Buffer management compares the contents of
this register to the next buffer address when linking buffers
together If the contents of this register match the next buff-
er address the Local DMA operation is aborted
765432
1
0
BNRY
A15
A14
A13
A12
A11
A10
A9
A8
CURRENT PAGE REGISTER (CURR)
This register is used internally by the Buffer Management
Logic as a backup register for reception CURR contains the
address of the first buffer to be used for a packet reception
and is used to restore DMA pointers in the event of receive
errors This register is initialized to the same value as
PSTART and should not be written to again unless the con-
troller is Reset
765432
1
0
CURR
A15
A14
A13
A12
A11
A10
A9
A8
CURRENT LOCAL DMA REGISTER 01 (CLDA01)
These two registers can be accessed to determine the cur-
rent Local DMA Address
765432
1
0
CLDA1
A15
A14
A13
A12
A11
A10
A9
A8
765432
1
0
CLDA0
A7
A6
A5
A4
A3
A2
A1
A0
Remote DMA Registers
REMOTE START ADDRESS REGISTERS (RSAR01)
Remote DMA operations are programmed via the Remote
Start
Address
(RSAR01)
and
Remote
Byte
Count
(RBCR01) registers The Remote Start Address is used to
point to the start of the block of data to be transferred and
the Remote Byte Count is used to indicate the length of the
block (in bytes)
765432
1
0
RSAR1
A15
A14
A13
A12
A11
A10
A9
A8
765432
1
0
RSAR0
A7
A6
A5
A4
A3
A2
A1
A0
REMOTE BYTE COUNT REGISTERS (RCB01)
765432
1
0
RBCR1
A15
A14
A13
A12
A11
A10
A9
A8
765432
1
0
RBCR0
A7
A6
A5
A4
A3
A2
A1
A0
Note
RSAR0 programs the start address bits A0–A7
RSAR1 programs the start address bits A8–A15
Address incremented by two for word transfers and by one for byte trans-
fers Byte count decremented by two for word transfers and by one for byte
transfers
RBCR0 programs LSB byte count
RBCR1 programs MSB byte count
CURRENT REMOTE DMA ADDRESS (CRDA0 CRDA1)
The Current Remote DMA Registers contain the current ad-
dress of the Remote DMA The bit assignment is shown
below
765432
1
0
CRDA1
A15
A14
A13
A12
A11
A10
A9
A8
765432
1
0
CRDA0
A7
A6
A5
A4
A3
A2
A1
A0
Physical Address Registers (PAR0 – PAR5)
The physical address registers are used to compare the
destination address of incoming packets for rejecting or ac-
cepting packets Comparisons are performed on a byte-
wide basis The bit assignment shown below relates the se-
quence in PAR0 – PAR5 to the bit sequence of the received
packet
D7
D6
D5
D4
D3
D2
D1
D0
PAR0
DA7
DA6
DA5
DA4
DA3
DA2
DA1
DA0
PAR1
DA15
DA14
DA13
DA12
DA11
DA10
DA9
DA8
PAR2
DA23
DA22
DA21
DA20
DA19
DA18
DA17
DA16
PAR3
DA31
DA30
DA29
DA28
DA27
DA26
DA25
DA24
PAR4
DA39
DA38
DA37
DA36
DA35
DA34
DA33
DA32
PAR5
DA47
DA46
DA45
DA44
DA43
DA42
DA41
DA40
Destination Address
Source
P S
DA0
DA1
DA2
DA3
DA46
DA47
SA0
Note
PS e Preamble Synch
DA0 e PhysicalMuftcast Bit
Multicast Address Registers (MAR0 – MAR7)
The multicast address registers provide filtering of multicast
addresses hashed by the CRC logic All destination ad-
dresses are fed through the CRC logic and as the last bit of
the destination address enters the CRC the 6 most signifi-
cant bits of the CRC generator are latched These 6 bits are
then decoded bya1of64 decode to index a unique filter bit
(FB0 – 63) in the multicast address registers If the filter bit
selected is set the multicast packet is accepted The sys-
39



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com