| 전자부품 데이터시트 검색엔진 |
|
DP83907 데이터시트(PDF) 23 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP83907 데이터시트(HTML) 23 Page - National Semiconductor (TI) |
|
23 / 70 page ![]() 50 Register Descriptions 51 CONFIGURATION REGISTERS These registers are used to configure the operation of the DP83907 typically after power up These registers control the configuration of bus interface setting options like interrupt selection IO base address and other specific modes MODE CONFIGURATION REGISTER A To prevent any accidental writes of this register it is ‘‘hidden’’ behind a previously unused register Register 0AH in the DP83907’s Page 0 of registers was previously reserved on a read Now Configuration Register A can be read at that address and can be written to by following a read to 0AH with a write to 0AH If any other DP83907 register accesses take place between the read and the write then the write to 0AH will access the Remote Byte Count Register 0 76 5 4 3 2 1 0 RES FRdWr INT2 INT1 INT0 IOAD2 IOAD1 IOAD0 Bit Symbol Function 0 – 2 IOAD0 – IOAD2 IO ADDRESS These three bits determine the base IO address of the DP83907 within the system’s IO map The DP83907 occupies 20H bytes of the system’s address space Bit210 0 0 0 0300H 0 0 1 Software (Note 1) 0 1 0 0240H 0 1 1 0280H 1 0 0 02C0H 1 0 1 0320H 1 1 0 0340H 1 1 1 0360H Note 1 When 001 is selected the DP83907 will not respond to any IO Addresses but will allow 4 consecutive writes to 278H to write these three bits of this register This sequence will only operate once after a power-on reset This mode allows the DP83907 to be configured via software without conflicting with other peripherals 3 – 5 INT0 – INT2 INTERRUPT LINE USED Bit543 IRQ 000 3 001 4 010 5 011 9 100 10 101 11 110 12 111 15 6 FRdWR FAST RDWR When this bit is set high the DP83907 in IO mode will begin the next port fetch before the current IORDIOWR has completed In slow ISA systems this may cause the data in the port to be overwritten before the ISA cycle has been completed 7 RES RESERVED This bit must be set low for normal operation 23 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |