전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

CP3SP33SMS/NOPB 데이터시트(PDF) 83 Page - Texas Instruments

부품명 CP3SP33SMS/NOPB
상세설명  Connectivity Processor with Cache, DSP, and Bluetooth짰, USB, and Dual CAN Interfaces
PDF  407 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

CP3SP33SMS/NOPB 데이터시트(HTML) 83 Page - Texas Instruments

Back Button CP3SP33SMS/NOPB Datasheet HTML 79Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 80Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 81Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 82Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 83Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 84Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 85Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 86Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 87Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 407 page
background image
OUT
IN
NMOD
NDIV
32
F
F
MDIV PDIV
§
·
¨
¸
u ¨
¸
u
¨
¸
¨
¸
©
¹
VCO
IN
NMOD
F
F
32 MDIV
§
·
u ¨
¸
u
©
¹
(2 )/(
)
0
2
( )cos
2
S
'
'
S
S
³
t
n
D
s
t
nw
c
H
w
dw
w
CP3SP33
www.ti.com
SNOSCW5 – MAY 2013
The reference frequency FREF is derived from the input frequency FIN, as described by the following
equation:
(1)
The voltage-controlled oscillator output frequency FVCO is derived from the input frequency FIN, as
described by the following equation:
(2)
FREF must be between 2 and 4 MHz. FVCO must not exceed 153 MHz.
The output frequency FOUT is derived from the input frequency FIN, as described by the following
equation:
(3)
It is possible for software to load divisors that result in unstable or marginally stable PLL operation.
Therefore, only divisors recommended in Table 14-3 and Table 14-4 should be used. If any other
frequencies are desired, contact Texas Instruments.
Table 14-3. Recommended HCLK Clock Divisors
FIN
FOUT
M Div.
N Div.
N Mod.
P Div.
(MHz)
(MHz)
12
4
32
0
4
24
12
6
64
0
4
32
12
4
48
0
4
36
12
4
32
0
2
48
12
3
30
0
2
60
12
6
64
0
2
64
12
4
48
0
2
72
12
4
30
0
1
90
12
3
24
0
1
96
The PLLs are designed to drive the telematics codec and other devices with audio sample rates (Fs) of
44.1 kHz and 48 kHz (as well as 32 kHz, 24 kHz, 22.05 kHz, etc.) and 125× or 250× oversampling.
Therefore, the two common clock requirements are 11.025 MHz (44.1 kHz × 250) and 12.000 MHz
(48 kHz × 250). These frequencies can be obtained from any common input clock rate between 10 MHz
and 20 MHz as shown in Table 14-4.
Table 14-4. Recommended Audio Clock Divisors
FS
FIN
SOURCE
M Div.
N Div.
N Mod.
P Div.
(kHz)
(MHz)
System
44.1
11
5
55
4
11
System
44.1
11.2896
4
46
2
12
System
44.1
12
5
55
3
12
System
44.1
13
5
55
4
13
System
44.1
14.4
4
30
20
10
Copyright © 2013, Texas Instruments Incorporated
Clock Generation
83
Submit Documentation Feedback
Product Folder Links :CP3SP33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com