전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMS320DM355CZCEA13 데이터시트(PDF) 17 Page - Texas Instruments

부품명 TMS320DM355CZCEA13
상세설명  Digital Media System-on-Chip (DMSoC)
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320DM355CZCEA13 데이터시트(HTML) 17 Page - Texas Instruments

Back Button TMS320DM355CZCEA13 Datasheet HTML 13Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 14Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 15Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 16Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 17Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 18Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 19Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 20Page - Texas Instruments TMS320DM355CZCEA13 Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 163 page
background image
TMS320DM355
www.ti.com
SPRS463G – SEPTEMBER 2007 – REVISED JUNE 2010
Table 2-5. CCD Controller/Video Input Terminal Functions (continued)
TERMINAL
TYPE(1)
OTHER(2) (3)
DESCRIPTION
NAME
NO.
Standard CCD/CMOS input: Raw[05]
•
YCC 16-bit: Time multiplexed between chroma: Y[05]
YIN5/
PD
M5
I/O/Z
•
YCC 8-bit (which allows for two simultaneous decoder inputs), it is time
GIO091
VDD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[05]
GIO: GIO[091]
Standard CCD/CMOS input: Raw[04]
•
YCC 16-bit: Time multiplexed between chroma: Y[04]
YIN4/
PD
P3
I/O/Z
•
YCC 8-bit (which allows for two simultaneous decoder inputs), it is time
GIO090
VDD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[04]
GIO: GIO[090]
Standard CCD/CMOS input: Raw[03]
•
YCC 16-bit: Time multiplexed between chroma: Y[03]
YIN3/
PD
R3
I/O/Z
•
YCC 8-bit (which allows for two simultaneous decoder inputs), it is time
GIO089
VDD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[03]
GIO: GIO[089]
Standard CCD/CMOS input: Raw[02]
•
YCC 16-bit: Time multiplexed between chroma: Y[02]
YIN2/
PD
P4
I/O/Z
•
YCC 8-bit (which allows for two simultaneous decoder inputs), it is time
GIO088
VDD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[02]
GIO: GIO[088]
Standard CCD/CMOS input: Raw[01]
•
YCC 16-bit: Time multiplexed between chroma: Y[01]
YIN1/
PD
P2
I/O/Z
•
YCC 8-bit (which allows for two simultaneous decoder inputs), it is time
GIO087
VDD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[01]
GIO: GIO[087]
Standard CCD/CMOS input: Raw[00]
•
YCC 16-bit: Time multiplexed between chroma: Y[00]
YIN0/
PD
P5
I/O/Z
•
YCC 8-bit (which allows for two simultaneous decoder inputs), it is time
GIO086
VDD_VIN
multiplexed between luma and chroma of the upper channel. Y/CB/CR[00]
GIO: GIO[086]
Horizontal synchronization signal that can be either an input (slave mode) or an
CAM_HD/
PD
N5
I/O/Z
output (master mode). Tells the CCDC when a new line starts.
GIO085
VDD_VIN
GIO: GIO[085]
Vertical synchronization signal that can be either an input (slave mode) or an output
CAM_VD
PD
R4
I/O/Z
(master mode). Tells the CCDC when a new frame starts.
GIO084
VDD_VIN
GIO: GIO[084]
Write enable input signal is used by external device (AFE/TG) to gate the DDR
output of the CCDC module. Alternately, the field identification input signal is used
CAM_WEN
PD
by external device (AFE/TG) to indicate which of two frames is input to the CCDC
_FIELD\
R5
I/O/Z
VDD_VIN
module for sensors with interlaced output. CCDC handles 1- or 2-field sensors in
GIO083
hardware.
GIO: GIO[083]
PCLK/
PD
Pixel clock input (strobe for lines C17 through Y10)
T3
I/O/Z
GIO082
VDD_VIN
GIO: GIO[0082]
2.5
Image Data Output - Video Processing Back End (VPBE)
The Video Encoder/Digital LCD interface module in the video processing back end has an external signal
interface for digital image data output as described in Table 2-7 and Table 2-8.
The digital image data output signals support multiple functions / interfaces, depending on the display
mode selected. The following table describes these modes. Parallel RGB mode with more than RGB565
signals requires enabling pin multiplexing to support (i.e., for RGB666 mode).
Copyright © 2007–2010, Texas Instruments Incorporated
Device Overview
17
Submit Documentation Feedback
Product Folder Link(s): TMS320DM355



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com