 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TMS320DM355CZCEA13 데이터시트(PDF) 44 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320DM355CZCEA13 데이터시트(HTML) 44 Page - Texas Instruments |
|
|
44 / 163 page  TMS320DM355 SPRS463G – SEPTEMBER 2007 – REVISED JUNE 2010 www.ti.com Table 2-23. DM355 Pin Descriptions (continued) Name BGA Type Group Power PU Reset Description(4) Mux Control ID (1) Supply(2) PD(3) State DDR_DQS[0] V12 I/O DDR VDD_DDR in Data strobe input/outputs for each byte of the 16 bit data bus used to synchronize the data transfers. Output to DDR when writing and inputs when reading. DDR_DQS0: For DDR_DQ[7:0] DDR_BA[2] V8 I/O DDR VDD_DDR out L Bank select outputs. Two are required for 1Gb DDR2 memories. DDR_BA[1] U7 I/O DDR VDD_DDR out L Bank select outputs. Two are required for 1Gb DDR2 memories. DDR_BA[0] U8 I/O DDR VDD_DDR out L Bank select outputs. Two are required for 1Gb DDR2 memories. DDR_A13 U6 I/O DDR VDD_DDR out L DDR Address Bus bit 13 DDR_A12 V7 I/O DDR VDD_DDR out L DDR Address Bus bit 12 DDR_A11 W7 I/O DDR VDD_DDR out L DDR Address Bus bit 11 DDR_A10 V6 I/O DDR VDD_DDR out L DDR Address Bus bit 10 DDR_A09 W6 I/O DDR VDD_DDR out L DDR Address Bus bit 09 DDR_A08 W5 I/O DDR VDD_DDR out L DDR Address Bus bit 08 DDR_A07 V5 I/O DDR VDD_DDR out L DDR Address Bus bit 07 DDR_A06 U5 I/O DDR VDD_DDR out L DDR Address Bus bit 06 DDR_A05 W4 I/O DDR VDD_DDR out L DDR Address Bus bit 05 DDR_A04 V4 I/O DDR VDD_DDR out L DDR Address Bus bit 04 DDR_A03 W3 I/O DDR VDD_DDR out L DDR Address Bus bit 03 DDR_A02 W2 I/O DDR VDD_DDR out L DDR Address Bus bit 02 DDR_A01 V3 I/O DDR VDD_DDR out L DDR Address Bus bit 01 DDR_A00 V2 I/O DDR VDD_DDR out L DDR Address Bus bit 00 DDR_DQ15 W17 I/O DDR VDD_DDR in DDR Data Bus bit 15 DDR_DQ14 V16 I/O DDR VDD_DDR in DDR Data Bus bit 14 DDR_DQ13 W16 I/O DDR VDD_DDR in DDR Data Bus bit 13 DDR_DQ12 U16 I/O DDR VDD_DDR in DDR Data Bus bit 12 DDR_DQ11 W15 I/O DDR VDD_DDR in DDR Data Bus bit 11 DDR_DQ10 W14 I/O DDR VDD_DDR in DDR Data Bus bit 10 DDR_DQ09 V14 I/O DDR VDD_DDR in DDR Data Bus bit 09 DDR_DQ08 U13 I/O DDR VDD_DDR in DDR Data Bus bit 08 DDR_DQ07 W13 I/O DDR VDD_DDR in DDR Data Bus bit 07 DDR_DQ06 V13 I/O DDR VDD_DDR in DDR Data Bus bit 06 DDR_DQ05 W12 I/O DDR VDD_DDR in DDR Data Bus bit 05 DDR_DQ04 U12 I/O DDR VDD_DDR in DDR Data Bus bit 04 DDR_DQ03 T11 I/O DDR VDD_DDR in DDR Data Bus bit 03 DDR_DQ02 U11 I/O DDR VDD_DDR in DDR Data Bus bit 02 DDR_DQ01 W11 I/O DDR VDD_DDR in DDR Data Bus bit 01 DDR_DQ00 V11 I/O DDR VDD_DDR in DDR Data Bus bit 00 DDR_ W18 I/O DDR VDD_DDR out DDR: Loopback signal for external DQS DQGATE0 gating. Route to DDR and back to DDR_DQGATE1 with same constraints as used for DDR clock and data. DDR_ V17 I/O DDR VDD_DDR in DDR: Loopback signal for external DQS DQGATE1 gating. Route to DDR and back to DDR_DQGATE0 with same constraints as used for DDR clock and data. 44 Device Overview Copyright © 2007–2010, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320DM355 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
